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Abstract
The shift of commodity hardware from single- to multi-core processors in the early 2000s com-
pelled software developers to take advantage of the available parallelism of multi-cores. Unfor-
tunately, only few—so-called embarrassingly parallel—applications can leverage this available
parallelism in a straightforward manner. The remaining—non-embarrassingly parallel—
applications require that their processes coordinate their possibly interleaved executions to
ensure overall correctness—they require synchronization. Synchronization is achieved by
constraining or even prohibiting parallel execution. Thus, per Amdahl’s law, synchronization
limits software scalability.
In this dissertation, we explore how to minimize the effects of synchronization on software
scalability. We show that scalability of synchronization is mainly a property of the underlying
hardware. This means that synchronization directly hampers the cross-platform performance
portability of concurrent software. Nevertheless, we can achieve portability without sacriﬁcing
performance, by creating design patterns and abstractions, which implicitly leverage hardware
details without exposing them to software developers.
We ﬁrst perform an exhaustive analysis of the performance behavior of synchronization on
several modern platforms. This analysis clearly shows that the performance and scalability
of synchronization are highly dependent on the characteristics of the underlying platform.
We then focus on lock-based synchronization and analyze the energy/performance trade-
offs of various waiting techniques. We show that the performance and the energy efﬁciency
of locks go hand in hand on modern   multi-cores. This correlation is again due to the
characteristics of the hardware that does not provide practical tools for reducing the power
consumption of locks without sacriﬁcing throughput.
We then propose two approaches for developing portable and scalable concurrent software,
hence hiding the limitations that the underlying multi-cores impose. First, we introduce OPTIK,
a new practical design pattern for designing and implementing fast and scalable concurrent
data structures. We illustrate the power of our OPTIK pattern by devising ﬁve new algorithms
and by optimizing four state-of-the-art algorithms for linked lists, skip lists, hash tables, and
queues. Second, we introduce MCTOP, a multi-core topology abstraction which includes low-
level information, such as memory bandwidths. MCTOP enables developers to accurately and
portably deﬁne high-level optimization policies. We illustrate several such policies through
four examples, including automated backoff schemes for locks, and illustrate the performance
and portability of these policies on ﬁve platforms.
v
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Résumé
L’évolution des architectures matérielles des processeurs mono-coeur aux multi-coeurs, au
début des années 2000, a incité les développeurs de logiciels à proﬁter du parallélisme fourni
par ces processeurs multi-coeurs. Cependant, très peu d’applications (dites trivialement
parallélisables) peuvent bénéﬁcier de ce parallélisme d’une manière simple et directe. Les
autres applications (non trivialement parallélisables) demandent à ce que les processus se
coordonnent au cours de leurs exécutions entrelacées aﬁn de garantir l’exactitude de leur
calcul : ces applications nécessitent de la synchronisation. La synchronisation des processus
est obtenue en contraignant, voire même en empêchant certaines exécutions parallèles.
En conséquence, conformément à la loi d’Amdahl, la synchronisation limite la scalabilité
logicielle.
Dans ce mémoire, nous examinons les moyens de minimiser les effets de synchronisation
sur la scalabilité. Nous montrons que la relation entre scalabilité et synchronisation dépend
en grande partie de l’architecture matérielle sous-jacente. Dit autrement, la synchronisation
affecte directement la portabilité de la performance des programmes concurrents à travers
les différentes plate-formes matérielles. Néanmoins, il est possible de garantir la portabilité
sans sacriﬁer les performances, en forgeant des schémas de conception (design patterns) et
des abstractions, qui tirent proﬁt implicitement des détails matériels sans les exposer aux
développeurs.
Nous présentons d’abord une analyse exhaustive des performances de synchronisation sur
différentes plateformes récentes. Cette analyse montre clairement que la performance et la
scalabilité de la synchronisation dépendent fortement des caractéristiques de la plateforme
sous-jacente. Nous nous concentrons ensuite sur la synchronisation à base de verrous (lock-
based) et analysons les compromis entre consommation énergétique et performance que
présentent les diverse techniques d’attente. Nous montrons que la performance et l’efﬁcacité
énergétique évolue conjointement sur les récentes architectures multi-coeurs  . Cette
corrélation est due, encore une fois, aux caractéristiques du matériel qui ne fournit pas d’outils
pratiques permettant de réduire la consommation énergétique des verrous sans affecter le
débit.
Nous proposons deux approches pour le développement de logiciel concurrent qui soit à la
fois portable et scalable, masquant ainsi les limitations que l’architecture multi-coeurs sous-
javente impose. En premier lieu, nous présentons OPTIK, un nouveau schéma de conception
(design pattern) pratique permettant de forger et d’implémenter des structures de données
vii
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concurrentes à la fois rapide et scalable. Nous illustrons la pertinence de notre schéma OPTIK
en présentant cinq nouveaux algorithmes, et en améliorant quatre des plus récents algo-
rithmes, pour les listes chaînées, les listes à enjambement (skip list), les tables de hachage, et
les ﬁles. En second lieu, nous présentons MCTOP, une abstraction de la topologie multi-coeurs
qui offre des informations bas-niveau, telles que la bande-passante mémoire. MCTOP per-
met au développeur de déﬁnir, de manière précise et portable, des politiques d’optimisation
haut-niveau. Nous illustrons plusieurs de ces politiques à travers quatre examples, dont des
schémas de retrait automatique pour les verrous, et analysons la performance et la portabilité
de ces politiques sur cinq plateformes.
Mots-clés : multi-coeurs, concurrence, synchronisation, verrou, passage de message, struture
de données concurrente, scalabilité, efﬁcacité énergétique.
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1 Introduction
Moore’s law [157] and Dennard’s scaling rule [53] are the two principles that used to govern
processor design for almost four decades. Moore’s law suggests that the number of transistors
that can be inexpensively placed on an integrated circuit can double approximately every
two years. Dennard’s rule claims that every technology generation brings a doubled integra-
tion capacity of transistors that are 40% faster in the same power envelope as the previous
generation. While Moore’s law is still effective [114], Dennard’s scaling rule’s life came to an
end in the early 2000s, mainly due to sub-threshold voltage leakage and heat dissipation
limitations [26]. The end of Dennard’s rule signaled the transition from single- to multi-core
processors. Today, embedded, desktop, and server processors are all multi-cores. As the name
suggests, a multi-core processor includes several CPU cores that can execute software threads
in parallel.
This shift of commodity hardware from single- to multi-cores also triggered a transition
towards the need for software parallelism. In other words, in order to improve performance
of a software application on multi-cores, developers have to employ parallelism for utilizing
the multiple cores of the underlying machines. As it was simply put in 2005 by Herb Sutter,
“The free lunch is over [203],” meaning that developers have to explicitly harvest the available
hardware parallelism in their software.
For a certain type of applications, called embarrassingly parallel, extracting parallelism is
relatively straightforward. For example, data parallel problems require applying certain com-
putations on large amounts of data (e.g., MapReduce-type of computation [52]). The most
important characteristic of embarrassingly parallel applications is that they do not include
accesses to shared state.
In contrast, non-embarrassingly parallel software, such as operating systems and databases,
must access shared state. For instance, modern operating-system schedulers include shared
thread queues. Similarly, most components of database systems, such as indexes and the
transaction manager, are also shared. Concurrent processes have to coordinate their accesses
to this shared state in order to ensure correctness—they must synchronize. For example,
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consider the simple code for decrementing an unsigned counter by one if the counter is
greater than zero:        	  
  . If  is a shared counter and two processes
execute this code without synchronization, it can happen that both processes simultaneously
read  	  and decide to decrease the value of , potentially resulting to the incorrect state
 	 
. The goal of synchronization is to disallow such erroneous executions.
1.1 Synchronization Primer
Synchronization stems from theGreekwords “syn” (with) and “chronos” (time) and denotes the
act of coordinating the execution of a set of processes. As the only purpose of synchronization
is to ensure correctness, synchronization can be seen as mere overhead (i.e., it does not
contribute to the forward progress of the high-level application computation). Typically,
synchronization is achieved by limiting or even prohibiting parallelism. Thus, per Amdahl’s
law [8, 106], synchronization hinders software scalability. In practice, synchronization often
imposes scalability bottlenecks in concurrent systems [17, 28, 29, 33, 35, 42, 43, 44, 136, 145],
which can be notoriously difﬁcult to remove (e.g., the global locks in the Linux kernel [21, 134]).
1.1.1 Synchronization Techniques
Synchronization on top of coherent shared memory can be implemented in various ways. Still,
regardless of the implementation speciﬁcs, all synchronization approaches are bound to rely
on the low-level primitives that are available on cache-coherent multi-cores, such as loads,
stores, memory barriers, and compare-and-swap. Additionally, all synchronization techniques
must adhere to the memory consistency model of the processor, which dictates how hardware
can re-order the memory operations of a core [201].
In most practical systems, synchronization is implemented with locks (i.e., mutual exclusion).
As the purpose of locks is to serialize the accesses to shared resources, locks directly hinder
scalability. Additionally, locks are often cited for several correctness and performance issues,
such as deadlocks, priority inversion, and lock convoying [41, 103]. Still, locks are used in
essentially every modern concurrent software system, mainly due to their simplicity compared
to other synchronization techniques.
Alternatively, there is a trend towards lock-free designs for increasing parallelismand alleviating
the problems associated with locks in concurrent systems [27, 54, 144]. However, lock-free
programming is cumbersome and is thus impractical for widespread use. Instead, data sharing
is commonly “hidden” behind the interface of concurrent data structures, such as linked lists
and hash tables. Concurrent data structures offer certain beneﬁts: (i) they are a higher-level
abstraction than locks, (ii) they are usually designed by concurrency experts, and (iii) they can
be implemented using lock-free or lock-based techniques.
Of course, there are more approaches to synchronization. Two other prominent ones are
message passing and transactional memory. With message passing, processes communicate
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through messages, although they might execute on a shared memory multi-core. The main
beneﬁt of message passing stems from the explicit inter-process communication, which
allows for better control of process and data placement [17]. Message passing is the main
synchronization mechanism in various programming languages such as Erlang, Go, or D.
Finally, transactional memory (TM) [102, 197] provides the transactional construct to program-
mers. The programmer has to wrap her sequential code within the delimiters of a transaction.
The TM runtime is then responsible for synchronizing concurrent transactions. Although TM
has gained momentum due to the recent introduction of a restricted version of TM in Intel
processors [113], TM has not been widely-used in practice due to its limited availability.
1.1.2 Towards Scalable Synchronization
As synchronization can been seen as a mere execution overhead, a synchronization scheme
is said to scale if its performance does not degrade as the number of processes increases.
For example, acquiring a lock should ideally take the same amount of time regardless of the
number of processes sharing that lock.
There is an immense amount of work regarding synchronization (e.g., [1, 10, 17, 24, 27, 28, 33,
43, 46, 56, 76, 136, 139, 145, 149, 150, 187, 193, 195, 209, 214]). This prior work mainly involves
the design of new algorithms [1, 46, 56, 136, 149], ﬁxing synchronization-related issues in
speciﬁc systems [28, 33, 187, 193, 209], or analyzing speciﬁc aspects of synchronization [10, 24,
150]. As a result, the conclusions of existingwork cannot be properly generalized to understand
the root cause of synchronization problems in new platforms, workloads, or systems. In most
cases, when software systems face scalability issues, it is not clear if these issues are due to the
underlying hardware, to the synchronization algorithm itself, to its usage of speciﬁc atomic
operations, to the application context, or to the workload.
Additionally, prior work has focused on traditional performance metrics, namely throughput
and latency. These have been the main metrics for measuring the efﬁciency of computing
systems for several decades. However, this state of affairs started changing in the past few
years as energy has become a very important factor [16]. Reducing the power consumption
of systems is considered crucial today [61, 92]. Synchronization is a very appealing target
for saving energy, mainly because synchronization is a building block for software and typ-
ically translates to processes waiting for each other. Consequently, we need to analyze and
understand the energy efﬁciency trade-offs in synchronization.
In this dissertation, we take an in-depth approach to analyzing synchronization both in terms
of performance and energy efﬁciency, focusing on lock-based synchronization. In summary,
we show that scalability of synchronization is mainly a property of the underlying hardware.
Thismeans that synchronization directly hampers the cross-platform performance portability of
concurrent software. Nevertheless, we can achieve portability without sacriﬁcing performance,
by creating design patterns and abstractions, which implicitly leverage hardware details without
exposing them to software developers.
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In what follows, we ﬁrst explain why and how hardware dictates the scalability of synchroniza-
tion (Section 1.2) and then show how we can potentially hide these hardware intricacies to
achieve portable scalability (Section 1.3).
1.2 Hardware Dictates the Scalability of Synchronization
Part II of this dissertation (Chapters 4 and 5) includes two analyses of synchronization: The
ﬁrst analysis focuses on the performance of synchronization on various multi-core processors,
while the second analysis revolves around the energy efﬁciency of locks.
Chapter 4 presents an exhaustive study of synchronization. We span multiple layers, from
hardware cache-coherence protocols up to high-level concurrent software. We do so on
different types of architectures, from single-socket—uniform and non-uniform—to multi-
socket—directory and broadcast-based—multi-cores. We draw a set of observations that,
roughly speaking, imply that scalability of synchronization is mainly a property of the hard-
ware. In brief, we show that non-uniformity of memory accesses is the main inhibitor of
scalability. In particular, synchronizing across sockets of multi-socket processors is detrimen-
tal for scalability. Unfortunately, we also observe that trying to limit synchronization within a
socket is not always feasible, again due to limitations imposed by the underlying hardware.
Chapter 5 presents the ﬁrst study of the energy efﬁciency of lock-based synchronization on
 multi-cores. Intuitively, locks are a natural place for improving the energy efﬁciency of
software. First, as we mentioned earlier, concurrent systems are mainstream and when their
threads synchronize, they typically do it with locks. Second, locks arewell-deﬁned abstractions,
hence changing the algorithm implementing them can be achieved without modifying the
software system. Third, some locking strategies consume more power than others, thus the
strategy choice can make a difference. Last but not least, as we show in Chapter 5, improving
the energy efﬁciency of locks goes hand in hand with improving their throughput.
Wemake our case for this throughput/energy-efﬁciency correlation through a series of observa-
tions obtained from an exhaustive analysis of the energy efﬁciency of locks on two processors
and six software systems. Essentially, these observations show that modern hardware does
not provide adequate tools for reducing the power consumption of locks without destroying
throughput. Naturally, without the ability to affect power consumption, we have to continue
focusing on throughput optimizations in order to also improve energy efﬁciency.
Overall, both of these synchronization studies show that the underlying multi-core hardware
largely dictates the scalability of synchronization that can be achieved by software.
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1.3 Hiding Hardware Limitations to Achieve Portable Scalability
Multi-core hardware dictating the behavior of synchronization is very bad news for the porta-
bility of concurrent systems. Fine-tuning software for every single platform is intractable. In
Part III of this dissertation (Chapters 6 and 7), we introduce two approaches that can lead to
both portability and scalability of synchronization (and of concurrent software).
Chapter 6 introduces OPTIK, a new practical design pattern for designing and implementing
fast and scalable concurrent data structures. OPTIK relies on the commonly-used technique of
version numbers for detecting conﬂicting concurrent operations. We show how to implement
the OPTIK pattern using the novel concept of OPTIK locks. These locks extend the traditional
lock interface for efﬁciently implementing the OPTIK pattern. Existing state-of-the-art lock-
based data structures acquire the lock and then check for conﬂicts (e.g., [97, 105]). In contrast,
with OPTIK locks, we merge the lock acquisition with the detection of conﬂicting concurrency
in a single atomic step, similarly to lock-free algorithms. We illustrate the power of our OPTIK
pattern and its implementation by introducing ﬁve new algorithms and by optimizing four
state-of-the-art algorithms for linked lists, skip lists, hash tables, and queues. Our results show
that concurrent data structures built using OPTIK are more scalable than the state of the art.
Chapter 7 introduces  , a library that relies on the determinism of cache-coherence
protocols for inferring the basic topology of multi-cores using only latency measurements.
  then augments this basic representation with low-level information, such as mem-
ory bandwidths, to deliver the MCTOP topology abstraction. MCTOP enables developers to
accurately and portably deﬁne high-level performance policies. For example, using MCTOP,
we can easily deﬁne policies such as “use the two closest cores,” or “use two sockets with
maximum communication bandwidth.” These MCTOP policies utilize low-level characteristics
of multi-cores, such as latencies and bandwidth, without exposing them to the developer,
resulting in portable software optimizations. We illustrate several such policies through four
examples: (i) automatic backoff schemes for locks, (ii-iii) thread placement inOpenMP and the
Metis MapReduce library, as well as (iv) a topology-aware mergesort algorithm. We illustrate
the performance beneﬁts and the portability of these policies across ﬁve processors from Intel,
AMD, and Oracle, with minimal development effort.
Overall, these two approaches prove that we can achieve portable scalability of concurrent
software. To this end, we need to create design patterns, abstractions, or other high-level
constructs which encapsulate synchronization and other hardware characteristics without
exposing low-level details to software developers.
1.4 Contributions
As the number of cores and the complexity of multi-core systems keeps increasing, designing
and implementing scalable synchronization becomes ever more challenging. This dissertation
offers (i) a better understanding of the behavior of synchronization on modern multi-cores,
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and (ii) two approaches to deliver portable scalability of synchronization (and of concurrent
software). In detail, this dissertation makes the following intellectual contributions:
1. A clear understanding of how hardware limits and dictates the performance and energy
efﬁciency of synchronization, with ramiﬁcations on both software and hardware design.
2. OPTIK: A design pattern for devising scalable concurrent data structures.
3. MCTOP: An abstraction of multi-core topologies and a policy-based approach towards
portable optimizations.
Furthermore, this dissertation contributes in providing several novel algorithms and synchro-
nization libraries (implementing both our new and existing state-of-the-art algorithms):
1. SSYNC: A cross-platform synchronization suite; SSYNC works on  , , and Tilera
processors. SSYNC is available at 	

	
.
2. LOCKIN: A locking library with more than 10 state-of-the-art lock algorithm implemen-
tations. LOCKIN includes MUTEXEE, our novel variant of pthread mutex lock. LOCKIN is
available at 	

	
.
3. OPTIK: A concurrent data structure library. OPTIK includes the implementation of OPTIK
locks (i.e., our extension of the traditional lock interface for efﬁciently implementing the
OPTIK pattern) and the ﬁve new data structure algorithms we design with OPTIK. OPTIK
is available at 	

	

.
4. CLHT: A very fast and scalable concurrent hash table. CLHT is a part of ASCYLIB and is
available at 	

	
.
5. 
: A library for designing portable software based on our MCTOP multi-core
abstraction. 
 includes the implementation of MCTOP-ALG (i.e., an algorithm
for inferring the topology of any multi-core solely based on cache-coherence measure-
ments). 
will soon be available at 	

	

.
1.5 Thesis Roadmap
The rest of the dissertation is organized in three parts as follows:
P
ar
tI
• Chapter 2 introduces some background regarding shared-memory synchronization
and describes the platforms used for the experiments throughout this dissertation.
• Chapter 3 discusses existing related work.
P
ar
tI
I • Chapter 4 includes an exhaustive analysis of synchronization on four multi-cores.
• Chapter 5 presents the ﬁrst study of the energy-efﬁciency trade-offs of lock-based
synchronization on modern  multi-cores.
P
ar
tI
II
• Chapter 6 introduces OPTIK, a novel design pattern for designing and implementing
scalable optimistic concurrent data structures.
• Chapter 7 presents 
, a novel library that enables portable optimizations of
concurrent software by abstracting multi-core topologies.
• Chapter 8 concludes this dissertation and discusses potential avenues for future work.
6
Part I
Preliminaries

2 Background and Target Platforms
In this chapter, we provide the necessary background related to the main chapters of this
thesis. We start by describing important characteristics of modern multi-cores that affect the
design and implementation of concurrent software. We continue by introducing the basic
concepts that are used in synchronization and in the design of concurrent data structures. We
conclude this chapter by describing the eight platforms that we use in our experiments.
2.1 Characteristics of Modern Multi-Core Processors
From Single- to Multi-Core Processors. In the early 2000s, processor manufacturers sud-
denly switched from single- to multi-core processors for commodity hardware. This switch
was motivated by technological reasons related to power consumption and heat dissipation of
microprocessors [25]. Nowadays, embedded, desktop, and server processors are multi-cores.
As the name suggests, a multi-core processor includes several CPU cores that can execute
software threads in parallel.
This shift of commodity hardware from single- to multi-cores also triggered a transition
towards the need for concurrent programming. In other words, on multi-cores, in order to
improve performance of a software application, one needs to use concurrent programming to
utilize themultiple cores of the underlyingmachine. As it was simply put in 2005 byHerb Sutter,
“The free lunch is over [203],” meaning that developers must employ concurrency in their
software in order to harvest the available hardware parallelism. On single-core processors,
technology scaling used to ensure that approximately every two years processors would
become almost twice as fast as the processors of the previous generation. Consequently,
every single–threaded piece of software was also “becoming twice as fast” every two years—
motivating the name free lunch.
Cache Coherence. Traditionally, even on single-core processors, the gap between CPU core
performance and the memory latency has been increasing for the past decades [100]. This
problem is mitigated by multiple levels of caches. On single-core processors, caching is
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“straightforward,” given that there is a single core with multiple level of caches, hence the core
can freely cache and update data in the caches.
In contrast, multi-core processors bring the need for cache coherence between the (private)
caches of different cores. Cache coherence is the hardware protocol responsible for main-
taining the consistency of data in caches. The cache-coherence protocol implements the two
fundamental operations of an architecture: load (read) and store (write). In addition to these
two operations, cache coherence typically also provides other, more sophisticated atomic
operations: compare-and-swap, fetch-and-increment, atomic swap, etc. Atomic operations
are essential for synchronization as many synchronization problems are impossible with just
load and store operations [14].
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Figure 2.1 – Typical conﬁguration of a single-socket multi-core processor.
Figure 2.1 depicts a typical conﬁguration of one multi-core socket (i.e., one processor chip/die).
For performance reasons, each core has two levels of private caches. Intuitively, if core 1
intends to modify a cache line of data1 that is cached in the private caches of core 2, core 1
must inform core 2’s caches about the update in order to avoid data inconsistencies. These
situations are handled by the cache-coherence protocol of the processor.
Modern processors implement the MESI coherence protocol [174], or variants of MESI. With
MESI, each cache line can be in one of the following four states:
• Modiﬁed: This is the only and the latest copy of this block of data in the cache hierarchy.2
This block of data is stale in main memory.
• Exclusive: This is the only copy of data in the cache hierarchy. This block of data is valid
in main memory.
• Shared: This is one of possibly many copies of this block of data (i.e., other cores might
hold copies in their caches). This block of data is valid in main memory.
• Invalid: This block of data holds invalid data that cannot be used by the core.
1 A cache line, also known as a cache block, is the granularity of data transfer and coherence on modern processors.
The size of a cache line is typically 64 bytes on modern multi-cores.
2 Multiple copies of this modiﬁed cache line might exist in the caches of the same core (e.g., L1 and L2), depending
if caches are inclusive or exclusive [100].
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As we describe in Chapter 4, cache coherence can be viewed as synchronization at the hard-
ware level and dictates how fast two threads can communicate in software.
Coherence is usually implemented by either snooping or using a directory [201]. With snoop-
ing, the individual caches monitor any trafﬁc on the addresses they hold in order to ensure
coherence. A directory keeps approximate or precise information of which caches hold copies
of a memory location. Any operation that requires coherence has to consult the directory,
enforce consistency, and update the directory.
Simultaneous Multi-Threading (SMT). The multiple cores of a multi-core can be used to
take advantage of the thread-level parallelism of software—different threads can, in parallel,
perform work on different cores. Still, many workloads include irregular memory accesses,
resulting in poor utilization of the core’s resources due to memory stalls.3 In order to alleviate
this problem, and at the same time deliver even higher thread-level parallelism, many modern
processors (e.g., Intel   and ) include simultaneous multi-threading (SMT) [212].
With SMT, each CPU core contains more than one hardware context, which share many of
the resources of the core, such as the caches and the pipelines. Typically, when a hardware
context is stalled, another context is scheduled by the hardware.
Operating systems, such as Linux and Solaris, expose hardware contexts as the scheduling
unit for software. A developer can pin software threads to speciﬁc hardware contexts, so
that threads execute only on these hardware contexts. Note that although the OS essentially
exposes hardware contexts as cores, executing two threads on the hardware contexts of the
same or of different cores can make a huge performance difference due to the heavy resource
sharing of hardware contexts of the same core. In this thesis, the term thread refers to software
threads, while the termhardware context refers to either a hardware context of an SMT-enabled
processor, or a core of a non-SMT processor.
Dynamic Voltage and Frequency Scaling (DVFS). DVFS is a commonly-used power-
management technique that adjusts the frequency and the voltage of the CPU to save power.
Most modern processors expose control registers to adjust the desired frequency and voltage
points. For instance, Linux uses the 	
 driver to adjust these control registers based
on CPU utilization. When the driver detects that the processor utilization increases, the
frequency and voltage of the CPU are increased accordingly. When the processor is mostly idle,
the frequency and voltage are scaled down to save power. For a comprehensive explanation
of how DVFS operates on modern multi-cores, we refer the reader to [213]. In Chapter 5, we
consider DVFS for optimizing the energy efﬁciency of synchronization.
3 Note that the same problem is attacked by out-of-order execution [100], which re-orders instructions of a single
execution context in order to take advantage of instruction-level parallelism and hide long-latency instructions.
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Non-Uniform Memory Access (NUMA). Modern server processors are typically packaged
in multi-socket conﬁgurations. Multi-socket multi-cores, also known as multi-processors,
consist of several multi-cores which are interconnected with fast network (e.g., Intel’s Quick-
Path interconnect [112], or AMD’s HyperTransport [45]). A typical 4-socket conﬁguration is
shown in Figure 2.2, where each socket is directly connected to all other sockets and to a
memory node. Multi-socket servers typically provide fully-coherent globally shared memory
(i.e., threads have coherent accesses to all memory nodes, local or not). The cross-socket
interconnection network serves two main purposes: (i) transferring memory across sockets,
and (ii) propagating cross-socket coherence messages.
Accessing memory from the local node of a socket is faster than accessing remote memory,
thus multi-socket processors are said to offer non-uniform memory accesses (NUMA). As we
show in Chapter 4, NUMA effects play an important role in the performance and scalability of
synchronization. Additionally, in Chapter 7, we introduce a multi-core topology abstraction
that can simplify programming on NUMA architectures.
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Figure 2.2 – Typical conﬁguration of a multi-socket multi-core processor.
2.2 Synchronization
Synchronization denotes the act of coordinating the execution of a set of processes. In concur-
rent systems where processes share data, synchronization is necessary for correctness [14].
Essentially, synchronization does not contribute any useful work to concurrent software,
hence, it can be considered as mere overhead. Therefore, as we show in this thesis, synchro-
nization must be reduced to the bare minimum.
As we mentioned earlier, cache-coherence protocols essentially implement synchronization
at the hardware level. Although these protocols are not directly exposed to software, as we
illustrate throughout this thesis, they play a crucial role on the performance and scalability of
concurrent software. Essentially, all software synchronization techniques directly build on top
12
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of this hardware synchronization (as they make use of loads, stores, and atomic operations).
In particular, in Chapter 7, we show that the characteristics of cache-coherence protocols are
so explicit that they can be used to infer the topology of any multi-core.
In software, synchronization can be implemented in variousways. Inwhat follows, we describe
the two most prominent synchronization techniques, which we consider in this dissertation.
Locking. Locking is by far themost commonly-used approach to synchronization. Practically
all modern software system employ locks in their design and implementation. Prominent
examples include operating systems (e.g., Linux [72, 73]), databases (e.g., MySQL [168]), and
key-value stores (e.g., Memcached [70], RocksDB [64]).
The main reason behind the popularity of locking is that offers an intuitive abstraction. Locks
ensure mutual exclusion; only the holder/owner of the lock can proceed with its execution.
Executions that are protected by locks are known as critical sections. The remaining threads
wait until the holder releases the lock. This waiting is implemented with either sleeping
(blocking), or busy waiting (spinning) [172].
With sleeping, the thread is put in a per-lock wait queue and the hardware context is released
to the OS. When the lock is released, the OS might wake up the thread (triggered by the
release function). With busy waiting, threads remain active, polling the lock in a spin-wait
loop. Sleeping is employed by the pthread mutex lock (MUTEX). On Linux, MUTEX builds
on top of   system calls, which allow a thread to wait for a value change on an address.
MUTEX might ﬁrst perform busy waiting for a limited amount of time and if the lock cannot be
acquired, the thread makes the   call.
The lock algorithms which employ busy waiting are called spinlocks [10, 103]. In simple
spinlock algorithms (e.g., TAS, TTAS, TICKET) processes spin on a common memory location
until they acquire the lock. Simple spinlocks are generally considered to scale poorly because
they involve high contention on a single cache line [10], an issue which is addressed by queue-
based spinlocks [46, 149]. Queue-based locks remove the single cache line bottleneck of
simple spinlocks by generating a queue of nodes, so that each process spins on a unique
memory location.
Spinlocks mostly differ in their busy-waiting implementation. For example, TAS spins with an
atomic operation, continuously trying to acquire the lock (global spinning). In contrast, all
other spinlocks (e.g., TTAS, TICKET, MCS, CLH, HCLH) spin with a load until the lock becomes
free and only then try to acquire the lock with an atomic operation (local spinning). To acquire
a queue-based lock (e.g., MCS, CLH), a thread adds an entry to a queue and spins until the
previous holder hands over the lock. Hierarchical locks [56, 139] (e.g., HCLH, HTICKET) are
tailored to today’s NUMA architectures by using node-local data structures and minimizing
accesses to remote data. Table 2.1 describes the lock algorithms that we consider in this thesis.
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Name Waiting Short description
MUTEX [87] sleeping The standard pthread mutex lock algorithm. Threads (might) spin for a while
before releasing their hardware context to the OS (if they do not manage to
acquire the lock during this busy waiting period).
MUTEXEE [66] sleeping Our optimized MUTEX lock algorithm, presented in Section 5.5.1. MUTEXEE tries
to avoid the frequent sleep invocations of MUTEX, using spinning both in lock
and unlock functions.
TAS [10] global
spinning
Test-and-set lock. Threads busy wait on the lock with atomic operations
(e.g., compare-and-swap) until they manage to acquire the lock.
TTAS [10] local
spinning
Test-and-test-and-set lock. Threads busy wait by polling (loading) the lock value
until the lock becomes free. Once the lock is free, threads perform atomic opera-
tions to try to acquire it. If unsuccessful, they return again to local spinning.
TICKET [149] local
spinning
Contains two counters: ticket and current. To acquire the lock, threads atom-
ically fetch and increase the ticket counter. If the acquired ticket equals the
current counter, the thread has acquired the lock, otherwise, the thread spins
until its ticket becomes equal to counter.
ARRAY [103] queue
based
Includes an array of ﬂags. To acquire the lock, threads atomically fetch and
increment a counter in order to ﬁnd which slots in the array to use. Only one
ﬂag can be free at a time. To release the lock, the lock owner transfers the free
ﬂag to the next slot.
MCS [149] queue
based
Threads create a linked queue of lock requests by appending their local node
with an atomic swap to the tail of the lock. Threads spin on their local queue
nodes and release the lock by following the successor node of their local node.
CLH [46, 140] queue
based
CLH is similar to MCS. However, threads “inherit” and spin on their predecessor
node, not on their own local node. Essentially, the queue with CLH is implicit
(every thread knows of just two nodes).
HCLH [139] hierarchical
queue
A hierarchical version of CLH. Threads create implicit per-NUMA-node queues
and splice them into a global queue with a compare-and-swap.
HTICKET [49, 56] hierarchical
local
A hierarchical version of TICKET. When a thread acquires the top-level lock
(across nodes), it fetches several tickets. These tickets are used for transferring
the lock among threads of the same node. When no local thread intends to
acquire the lock or all tickets are consumed, the lock is released to other nodes.
Table 2.1 – Short description of various lock algorithms.
Message Passing. An alternative to locks that we consider in this thesis is to partition the sys-
tem resources between processes. In this view, synchronization is achieved through message
passing, which is either provided by the hardware or implemented in software [13]. Software
implementations are generally built over cache-coherence protocols and impose a single-
writer and a single-reader for the used cache lines. The main goal of using message passing
on a shared-memory multi-core system is to achieve explicit inter-process communication,
which is easier to control and debug than implicit communication over shared memory. Ad-
ditionally, message-passing-based software systems can be easily ported and deployed as
distributed systems and can thus easily leverage new technologies such as RDMA.
In principle, synchronization on top of shared memory or through message passing are duals
of each other—i.e., concurrent software built with shared memory has a counterpart with
message passing, and vice versa [13, 126]. Still, as we show in Chapter 4, modern multi-cores
favor shared memory unless there is extremely high contention.
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2.3 Concurrent Data Structures
Data structures allow for efﬁcient storage and retrieval of data elements. These elements
are typically identiﬁed by unique keys. In particular, search data structures (e.g., lists, hash
tables) include three main operations: (i) search, for searching for an element with a given
key, (ii) insert, for inserting a new element in the structure if the key is not already there, and
(iii) delete, for deleting an existing element. Other data structures, such as queues, offer a
different interface. Queues are ﬁrst-in ﬁrst-out (FIFO) structures with two main operations:
(i) enqueue, to place an element at the head of the queue, and (ii) dequeue, to remove the
current tail element (if any).
Concurrent data structures (CDSs) can be simultaneously accessed by multiple threads through
their interface. The consistency of CDSs is typically measured with respect to linearizabil-
ity [104]. Linearizable CDS algorithms are commonly classiﬁed based on the progress guar-
antees they offer. It is common to distinguish between blocking [103], lock-free, and wait-
free [101] algorithms. Blocking algorithms typically rely on locking and might block, waiting
for a lock to be released. Lock-free algorithms are non-blocking in the sense that (i) they do
not use locks, and (ii) they ensure that at least one process in a system can make progress.
Finally, wait-free algorithms, in addition to being non-blocking, guarantee that every process
in a system eventually makes progress. In practice, wait-free algorithms are slower than their
lock-based and lock-free counterparts and are thus not very commonly used [48]. In Chapter 6,
we introduce several novel CDS algorithms, including lock-free and lock-based designs.
Most state-of-the-art CDS algorithms are optimistic, regardless if they are lock-based or lock-
free. They are optimistic in the sense that they ﬁrst optimistically perform some work, without
synchronizing with other threads, and then synchronize to validate the consistency of the
optimistic work and to modify the state of the structure. Lock-based algorithms perform
validation in critical sections (i.e., in the execution parts which are protected by locks), while
lock-free algorithms use atomic operations, such as compare-and-swap, to simultaneously
validate and update the target nodes of the data structure.
2.4 Target Platforms
In what follows, we describe the eight multi-core processors that we employ in collecting
the experimental results of this thesis. Each chapter utilizes a different subset of these multi-
cores, depending on the requirements of the chapter (i.e., what the chapter aims to illustrate).
The topology representations that we depict in the ﬁgures of this chapter are automatically
generated by  , a tool that we introduce in Chapter 7 (we do not include graphs for
the single-socket processors).
Opteron. The 48-core AMD Opteron (we use Opteron as an example for   in Chap-
ter 7–Figure 7.1) contains four Opteron 6172 multi-chip modules (MCMs). Each MCM has two
6-core dies, for a total of 8 memory nodes. It operates at 2.1 GHz and has 64 KB, 512 KB, and 5
MB (per die) L1, L2, and LLC data caches, respectively.
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(a) Intra-socket topology of a socket.
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Figure 2.3 – Topology representation of an 8-socket Intel Xeon processor—Westmere.
Westmere. The 80-core Intel Xeon (Figure 2.3) consists of eight sockets of Intel Xeon West-
mere E7-8867L 10-cores (two hardware contexts per core). Westmere operates at 1.1-2.1 GHz
and has 32 KB, 256 KB, and 30 MB (per die) L1, L2, and LLC data caches, respectively.
Haswell. The 48-core (two hardware contexts core) Intel Xeon (Figure 2.4) comprises four
Haswell E7-4830 v3 sockets. Haswell operates at 1.2-2.7 GHz and has 32 KB, 256 KB, and 30
MB (per die) L1, L2, and LLC data caches, respectively.
Ivy. The 20-core Intel Xeon (we use Ivy as an example for in Chapter 7–Figure 7.4)
consists of two sockets of Ivy Bridge E5-2680 v2 10-core (20 hardware contexts). Ivy runs at
1.2-2.8 GHz and includes 32 KB, 256 KB, and 25 MB (per die) L1, L2, and LLC, respectively.
(a) Intra-socket topology of a socket.
0
1
338cy
12.6GB/s
2
338cy
12.6GB/s
3
338cy
12.8GB/s
338cy
12.8GB/s
338cy
12.6GB/s
338cy
12.6GB/s
(b) Cross-socket topology.
Figure 2.4 – Topology representation of a 4-socket Intel Xeon processor—Haswell.
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Ivy-desktop The 4-core Intel Core i7 is a desktop Ivy Bridge 3770K processor (8 hardware
contexts). Ivy-desktop runs at 1.6-3.5 GHz and includes 32 KB, 256 KB, and 8 MB (per die) L1,
L2, and LLC, respectively.
SPARC-T2. The Sun Niagara 2 is a single-die processor (SUN UltraSPARC-T2) that incor-
porates 8 cores clocked at 1.2 GHz. It is based on the chip multi-threading architecture; it
provides 8 hardware contexts per core, totaling 64 hardware threads. Each L1 cache (8 KB) is
shared among the 8 hardware contexts of a core, while the shared LLC is 4 MB.
SPARC-T44 The Oracle SPARC T4-4 (Figure 2.5) consists of four SPARC T4 sockets with eight
cores per socket and a total of 256 hardware contexts (eight hardware contexts per core).
SPARC-T44 operates at 3 GHz and has 16 KB, 256 KB, and 4 MB (per die) L1, L2, and LLC data
caches, respectively.
Tilera. The Tilera TILE-Gx36 [205] is a 36-core chip multi-processor. It clocks at 1.2 GHz and
has 32 KB, 256 KB, and 9 MB 3 L1, L2, and L3 data caches, respectively.
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Figure 2.5 – Topology representation of a 4-socket Oracle processor—SPARC-T44.
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3 Related Work
In this chapter, we discuss the work that is the most related to the topics covered by this
dissertation. We focus on synchronization based on locks and message passing (Section 3.1).
Still, we describe alternative synchronization techniques for optimistic concurrency in the
context of concurrent data structures (Section 3.2). Finally, we describe the implications of
synchronization on the scalability of software systems (Section 3.3).
3.1 Scaling Synchronization on Multi-Cores
Leveraging Cache Coherence. Cache-coherence protocols guarantee the consistency of
data across the multiple caches in multi-cores and are thus also responsible for transferring
data within the memory hierarchy. Given that today’s multi-cores provide communication
latencies with large non-uniformity, analyzing and leveraging cache coherence is essential for
the scalability of synchronization primitives. The characteristics of cache-coherence protocols
on  multi-sockets have been investigated by a number of studies [90, 156], whose focus is
on bandwidth limitations. The cache-coherence latencies are measured from the point of view
of loading data. We extend these studies by also measuring stores and atomic operations—
which are essential for most synchronization constructs [14]—and analyzing the impact on
higher-level concurrent software.
Molka et al. [156] consider the effect of the AMD and Intel memory hierarchy characteristics
on various workloads from SPEC OMP2001 and conclude that throughput is mainly dictated
by memory limitations. The results are thus of limited relevance for systems involving high
contention. Moses et al. [160] use simulations to show that increasing non-uniformity entails a
decrease in the performance of the TTAS lock under high contention. However, the conclusions
are limited to spinlocks and one speciﬁc hardware model. We generalize and quantify such
observations on commonly used architectures and synchronization schemes, while also
analyzing their implications.
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Scaling Lock-Based Synchronization. Lock-based synchronization has been thoroughly
analyzed in the past. Many studies [3, 10, 117, 136, 149] point out scalability problems due to
excessive coherence trafﬁc with traditional spinlocks and propose alternatives. Note that some
of these studies pre-date multi-core processors with MESI cache coherence. Instead, they
address concerns regarding caching of lines in shared mode at multiple processors. In more
detail, Agarwal and Cherian [3] propose various adaptive backoff mechanisms for reducing
coherence trafﬁc of spinlocks. In Chapter 7 we design “educated” lock backoff mechanisms
that build on top of the cache-coherence latencies of multi-cores. Mellor-Crumney et al. [149]
and Anderson [10] introduce and test several alternatives to simple spinlocks, such as queue
locks. Their evaluation is performed on large scale multi-processors, on which the memory
latency distribution is signiﬁcantly different than on today’s multi-cores. Throughout this
thesis, we thoroughly evaluate queue-based spinlocks, such as MCS [149] and CLH [46, 140],
on modern multi-core processors.
Goodman et al. [81] propose various architectural primitives for implementing synchroniza-
tion, based on the idea of synchronization bits that offer mutual exclusion. Kägi et al. [117]
build on the idea of synchronization bits and propose the design of a hardware-based queue-
based lock for minimizing coherence trafﬁc. Naturally, these techniques require hardware
modiﬁcations and are not available on commercial processors.
Lim and Agarwal [130] propose reactive locks, an adaptive synchronization scheme that
switches between different protocols and waiting strategies. The idea of reactive locks is 100%
aligned to the ﬁndings of this thesis, however, (i) the authors report modest performance
beneﬁts, and (ii) reactive locks must be implemented and evaluated on modern multi-cores.
More recently, Radovic and Hagersten [184, 185] were the ﬁrst to propose hierarchical locks,
tailored for NUMA architectures. Hierarchical locks trade short-term fairness for performance,
by letting threads of a socket exchange the lock within the socket (for some ﬁxed number of
lock handovers) before releasing the lock to threads of other sockets. Based on this idea, many
other hierarchical locks have been designed. Luchangco et. al [139] study a NUMA-aware
hierarchical CLH lock (HCLH) and compare its performancewith a number of well-known locks.
Dice et al. [56] propose lock cohorting, a generic technique for designing hierarchical locks.
Similarly, Chabbi et al. [38] introduce a hierarchical MCS lock that supports deep hierarchies.
Our analysis in Chapter 4 shows that hierarchical locks can be beneﬁcial in the presence of
(i) large non-uniformity and (ii) under very-high lock contention, so that the lock can indeed
remain busy within a single socket. Additionally, in Chapter 5, we show how reducing fairness
can result in signiﬁcant energy efﬁciency beneﬁts.
Inspired by our analysis of synchronization in Chapter 4, Guiroux et al. [89] performed an
extensive analysis of 27 lock algorithms on   multi-cores on applications from PARSEC,
Phoenix, and SPLASH2 suites. To be able to easily modify lock algorithms in theses applica-
tions, they develop an interpolation library that builds on our CLHT hash table (Section 6.2).
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Their results corroborate our ﬁndings that “every lock algorithmhas its ﬁfteenminutes of fame”
and that the underlying hardware platform plays a big role on the performance of locking.
Other lock-related studies focus on the Linux kernel [29] and conclude that the default ticket
lock implementation causes important performance bottlenecks in the OS on a multi-core.
Performance is improved in a number of different scenarios by replacing the ticket locks with
complex locks. We conﬁrm that plain spinlocks do not scale across sockets and present some
optimizations that alleviate the issue.
Similarly to our MUTEXEE lock (Section 5.5.1), Solaris’ mutex locks offer the option of “adaptive
unlock,” where the lock owner does not wake up any threads if the lock can be handed over
in user space [154]. Moreshet et al. [158] share some preliminary results suggesting that
transactional memory can be more energy efﬁcient than locks. Wamhoff et al. [213] evaluate
the overheads of using DVFS in locks and show how to improve performance by boosting the
lock owner. Our work extends prior synchronization work with a complete study of the energy
efﬁciency of lock-based synchronization.
Spin-Then-Sleep Trade-Off in Locks. The spin-then-sleep strategy was ﬁrst proposed by
Ousterhout [172] in order to avoid wasteful context switches in case processes are likely to
wait for only a short amount of time. Various studies [24, 118, 129] analyze this trade-off and
show that just spinning or sleeping is typically suboptimal. Franke et al. [74] recognize the
need for fast user-space locking and describe the ﬁrst implementation of   in Linux. Our
MUTEXEE lock (Section 5.5.1) uses the   system calls for putting threads to sleep.
Johnson et al. [116] advocate for decoupling the lock-contention strategy from thread schedul-
ing. At ﬁrst glance, our MUTEXEE lock might look similar to their load-control lock (LC). LC
builds on top of TP-MCS [96], an MCS lock with support for timeouts, allowing threads to be
dequeued from the lock-waiting queue. However, the LC and MUTEXEE have some notable
differences. LC relies on a global view of the system for load control (threads are put to sleep
when the system load is high), while MUTEXEE performs per-lock load control. LC’s global load
control can result in “unlucky” locks having their few waiting threads sleep for at least 100 ms,
although there is low lock contention—sleeping threads are not woken up by a lock release,
but only because of a decrease in load or 100 ms timeout (we could say that LC is unfair with
100 ms “granularity”). Finally, in contrast to MUTEXEE, LC might waste energy, because on low
system load, no thread is blocked, even if the waiting times are hundreds of ms.
Scaling Message-Passing-Based Synchronization. As we mentioned earlier, synchroniza-
tion on top of shared memory or through message passing are in principle duals of each
other [13, 126]. A number of efforts (e.g., Barrelﬁsh [17], fos [214]) point out the difﬁculty of
scaling traditional shared-memory operating systems on multi-cores. This difﬁculty stems
from the fact that, generation after generation, multi-cores tend to offer a larger number of
cores and more heterogeneous resources. To achieve scalability, these systems avoid resource
sharing altogether by using message passing (often implemented on top of shared memory).
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In our prior work [84], we introduced TM2C, the ﬁrst software transactional memory for
non-coherent multi-core processors. TM2C builds on top of a distributed lock service and
offers starvation-free transactions. Analyzing the portability of TM2C on various multi-core
processors gave us the inspiration for the synchronization analysis of Chapter 4.
Various techniques have been proposed in order to improve the performance of highly-
contended locks, especially on multi-socket processors. For example, ﬂat combining [99] is
an approach in which a thread can execute critical sections on behalf of others. With ﬂat
combining, an operation translates to a message to a dedicated server thread that performs
the operation on locally-held data without employing any synchronization. The immediate
beneﬁts are that (i) the server threads perform unsynchronized accesses to (likely) locally
cached data, and (ii) requests are serialized by message passing, hence avoiding the single
contention point of memory contention with locks.
Fatourou and Kallimanis [68] propose three optimized implementations of ﬂat combining
with the goal of minimizing coherence trafﬁc to improve performance. The main idea of their
solution is to piggyback thread requests to the server in the queue node of an MCS lock. That
way, executing an operation boils down to “acquiring a lock.” RCL [136, 137] replaces the
“lock, execute, and unlock” pattern with remote procedure calls to a dedicated server core. For
highly-contended critical sections this approach hides the contention behind messages and
enables the server to locally access the protected data.
Similarly, Petrovic et al. [177] devise server-based and combining algorithms tailored for
hardware message passing available on platforms such as the Tilera (see Section 2.1). They
use these two synchronization approaches to design queue and stack algorithms and show
that for these highly-contended data structures their solutions signiﬁcantly outperform their
shared memory counterparts. Overall, the scope of ﬂat-combining solutions is limited to high
contention and a large number of cores.
Our results regarding message-passing-based synchronization in Chapter 4 corroborate prior
work and conﬁrm that message passing can provide signiﬁcant scalability beneﬁts over locking
under very high contention. Nevertheless, we show that when contention is low, message
passing is signiﬁcantly slower than solutions that build directly on top of shared memory.
3.2 Scaling Concurrent Data Structures on Multi-Cores
This section mainly discusses the work that is related to Chapter 6, our OPTIK design pattern for
concurrent data structures. Essentially, variants of the OPTIK pattern can be found wherever
optimistic concurrency is used (e.g., databases, distributed systems). In the following, we
highlight work that is the most related to OPTIK.
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Designing Concurrent Data Structures (CDSs). There has been a large amount of work on
designing efﬁcient and scalable CDSs, for linked lists [93, 97, 151, 183], hash tables [127, 151],
skip lists [75, 183, 202], binary search trees [30, 57, 60, 161], queues [153, 159, 177, 210], and
stacks [98, 177, 206]. Every new CDS design typically introduces a new technique for detecting
and handling concurrency. In Chapter 6, we introduce OPTIK, a generic design pattern that
provides a way of detecting conﬂicting concurrency via version numbers in different CDSs.
Gramoli et al. [85] utilize version numbers to design a concurrent linked list which reduces
synchronization over the lazy linked list [97] and is similar to our OPTIK-based ﬁne-grained
linked list. Our BST-TK binary-search-tree algorithm is the ﬁrst occurrence of the OPTIK pattern.
In this thesis, we further generalize the usage of version numbers to a design pattern and show
how to use it in various CDSs.
OPTIK is largely inspired by our “asynchronized concurrency” (ASCY) paradigm [51]. ASCY
consists of four complementary programming patterns that call for the design of concurrent
search data structures to resemble that of their sequential counterparts. ASCY is a result
of an extensive performance analysis of several algorithms on four multi-core processors.
Similarly to our ASCY work, Gramoli [83] analyzed lock-free, lock-based, and transaction-
based concurrent data structure algorithms on multi-cores. One of his main conclusions is
that lock-free designs are more scalable than lock-based ones. Our results with ASCY and
OPTIK clearly show that lock-based algorithms are as scalable as their lock-free counterparts
(and are usually faster).
Alistarh et al. [6] recently proved that, even in the presence of high contention for some
memory locations, lock-free concurrent algorithms are wait-free under stochastic scheduling
of shared memory accesses. Similarly, David and Guerraoui [48] empirically showed that
lock-based concurrent search data structures, such as lists, practically behave as wait-free
algorithms. Essentially, they show that lock-related issues (e.g., priority inversions, lock con-
voying) do not manifest in search data structures, thus the simplicity and high performance of
lock-based designs should be preferred over wait-free algorithms. Our experience with OPTIK
corroborates their ﬁndings and proves that we can easily and efﬁciently design concurrent
data structures.
Optimistic Concurrency Techniques. Several concepts and tools have been proposed for
designing and implementing optimistic concurrency.
Read-copy update (RCU) [146] is a technique that was introduced in the Linux kernel for
easily designing CDSs with (i) wait-free reads and (ii) memory reclamation. Nevertheless,
RCU targets read-mostly workloads. Relativistic programming [208] extends RCU to support
infrequent, but expensive operations, such as hash-table resize. Arbel and Attiya [11] extend
RCU to better support concurrent updates. Still, their binary-search-tree design is slower
than other state-of-the-art trees, especially on write-intensive workloads. Predicate RCU
(PRCU) [12] reduces the granularity of waiting in RCU. PRCU offers a trade-off between
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the amount of work that search operations must do and the amount of waiting in updates.
RLU [145] improves the usability of RCU by offering concurrency of reads with multiple writers.
With OPTIK, we decouple memory reclamation from concurrency control, thus we are able to
achieve designs that incur none of the aforementioned overheads of RCU.
Transactional memory offers the concept of transactions for implementing synchronization.
Software transactional memory (STM) [197] implements transactions in software. STM can be
used in the design of CDSs, but due to the instrumentation overheads of STMs, the resulting
implementations are typically slower than their lock-free or lock-based counterparts [36].
Hardware transactional memory (HTM) [102] implements transactions in hardware and thus
avoids the instrumentation and the metadata overhead of STMs. Unfortunately, HTMs are
currently neither ubiquitous nor robust enough to be extensively used by CDS designers.
Speculative lock elision [186, 190] aims at reducing the overhead of locking when concurrent
critical sections do not actually conﬂict. A thread might elide a lock, meaning that threads
optimistically execute their critical sections without acquiring that lock. If a true data conﬂict
appears, then the thread rolls back and executes the critical section normally. The main goal
of lock elision is to enable writing concurrent applications with coarse-grained locking that
perform well. In contrast, OPTIK’s main goal is to enable the design of high-performance
CDSs in a methodical way. As we discussed earlier, ﬂat combining [99] is another technique
that appears promising for optimizing coarse-grained lock-based CDSs (e.g., queues). Unlike
OPTIK, ﬂat combining is not suitable for highly-concurrent data structures, such as hash tables.
Sequence locks (seqlocks) [125] resemble OPTIK locks as they include a lock and a version
number. With seqlocks, readers ensure that they read consistent data by double checking
the version number. However, unlike OPTIK, seqlocks assume distinct readers/writers and
keep the lock and the version separately. In fact, OPTIK locks can be used in implementing the
seqlock functionality.
Version Numbers in Concurrency. Optimistic concurrency control was introduced for op-
timizing database transactions [123] in 1981. It relied on transaction numbers for detecting
conﬂicting concurrency. In concurrent programming, many STM systems (e.g, TL2 [55],
TinySTM [69], NOrec [47], SpecTM [58]) rely on version numbers for validating the optimistic
results of transactions. Version numbers have also been employed in distributed transactions
(e.g., [4, 59]) for detecting conﬂicts. To the best of our knowledge, we are the ﬁrst to extend
the traditional lock interface, with OPTIK locks, so that we merge validation with locking.
3.3 Scaling Software Systems on Multi-Cores
Scaling System Performance. In order to improve OS scalability on multi-cores, a number
of approaches deviate from traditional kernel designs. The OS is typically restructured to
either improve locality (e.g., Tornado [76]), limit sharing (e.g., Corey [27]), or avoid resource
sharing altogether by using message passing (e.g., Barrelﬁsh [17], fos [214]). Boyd-Wickizer
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et al. [28] aim at verifying whether these scalability issues are indeed inherent to the Linux
kernel design. The authors show how optimizing, using various concurrent programming
techniques, removes several scalability issues from both the kernel and the applications. By
doing so, they conclude that it is not necessary to give up the traditional kernel structure just
yet. Lozi et al. [138] analyze the behavior of the Linux scheduler and show that certain bugs
can result in signiﬁcant performance degradation of synchronization-heavy applications.
Clements et al. [43] link commutative interfaces to the existence of scalable implementations.
In essence, they argue that commutative operations can lead to cache conﬂict-free implemen-
tations, that are inherently scalable from the memory-system point of view. This conclusion
can help developers avoid unnecessary synchronization that can hinder system scalability.
Numerous key-value stores, such as Memcached [70], RocksDB [64], LevelDB [82], SILT [131]
or Masstree [143] are based on concurrent data structures. In some cases, these structures
have been shown to be scalability bottlenecks, as for example in Memcached [28, 67, 163]. Fan
et al. [67] achieve a 3-fold performance increase over the traditional Memcached, mainly by
optimizing its hash table’s synchronization. Similarly, Lim et al. [132] get signiﬁcant scalability
improvements on key-value stores, largely due to synchronization optimizations. Golan-Gueta
et al. [80] propose an architecture for log-structured data stores with optimized synchroniza-
tion. They redesign LevelDB and show up to 2.5x higher throughput than state-of-the-art
log-structured systems.
Our results conﬁrm these papers’ observation that synchronization can be an important
bottleneck. We go a step further: We study the roots of scalability problem and observe that
many of the priorly reported issues are in fact hardware-related and would manifest differently
on different platforms.
Scaling System Energy Efﬁciency. There are many hardware techniques for reducing the
energy footprint of systems. Hardware techniques for reducing energy consumption include
clock gating [128], power gating [179], as well as voltage and frequency scaling [71, 189].
Additionally, there is a body of work that points out the importance of energy-efﬁcient soft-
ware. For instance, Linux has rules to manage frequency and voltage settings [173]. Further
work proposes OS facilities for managing and estimating power [188, 198, 199, 219, 221].
Other frameworks approximate loops and functions to reduce energy [15, 62, 192]. Moreover,
compiler-based [216, 218] and decoupled access-execute DVFS [122] frameworks trade off
performance for energy. In servers, consolidation [19, 39] collocates workloads on a sub-
set of servers, and fast transitioning between active-to-idle power states allows for low idle
power [147, 148]. Basically, those techniques require changes in hardware, installing new
schedulers or runtime systems, or even rebuilding the entire system.
Psaroudakis et al. [181] achieve up to 4x energy-efﬁciency improvements in database analytical
workloads, using hardware models for power-aware scheduling. Similarly, Tsirogiannis et
al. [211] analyze a DB system and conclude that the most energy-efﬁcient point is also the best
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performing one. Our POLY conjecture (Chapter 5) is a similar result for locks. Nevertheless,
while they evaluate various DB conﬁgurations, we study the spin vs. sleep trade-off. To the
best of our knowledge, this is the ﬁrst work to consider the energy trade-offs of lock-based
synchronization on modern multi-cores.
Optimizing Systems for Multi-Cores. As corroborated by a large amount of work in operat-
ing systems [17, 18, 18, 27, 28, 76, 176, 220], databases [77, 115, 178, 182, 222], programming
languages [78, 165], parallel runtimes [2, 23, 94, 141], key-value stores [20, 132], and synchro-
nization [34, 37, 38, 56], system developers need to optimize software for the target platform to
achieve good performance. Below, we discuss selected examples of multi-core optimizations.
Giceva et al. [77] explore the efﬁcient deployment of database query plans on multi-cores for
improving database performance. Psaroudakis et al. [182] describe how data placement and
access patterns can signiﬁcantly affect performance in databases. In the same vein, Gidra et
al. [78, 79] improve the performance of Java’s garbage collection by mainly optimizing memory
placement and removing memory bottlenecks.
In synchronization, optimizing for the underlying platform is a one-way road (as we clearly
show in Chapter 4). To this end, the various hierarchical lock algorithms and techniques [37,
38, 56] that we discussed earlier are designed to be topology aware.
  (Chapter 7) is built based on the realization that multi-core optimizations are neces-
sary for good system performance. With  , we offer the MCTOP topology abstraction
that enables portable optimizations.
Tools for Multi-Cores. Developing concurrent software is an onerous task. To simplify pro-
gramming, software developers rely on tools and libraries that offer thread pinning, memory
placement, etc. Accordingly, libraries with similar functionality to our   (Chapter 7)
already exist. The most prominent ones are  	
 [120],    [167] and   [31].
Similarly to  , all three provide some form of topology abstraction, as well as APIs for
thread and memory placement. In contrast to  , all three libraries rely on the OS for
the topology of the machine (which, as we show, can lead to inaccuracies). They also lack the
low-level measurements that the enriched MCTOP abstraction offers.
Additionally,  	
 and    offer relative “distances” between resources. These de-
pend on the OS and can be very inaccurate, as we notice during our experiments. Both
 	
 and    are also OS-speciﬁc ( 	
 works on Linux, while    on So-
laris).   is portable across platforms (i.e., it can load the topology from various different
operating systems), but is also missing the detailed latency and bandwidth measurements of
MCTOP, which, as we show, are crucial to optimizing software.   also offers an API that can
be used across platforms. Unfortunately, it focuses mainly on locality and the available cache
hierarchies of the platforms. In contrast, with MCTOP, we have both the portable abstraction
of the topology, as well as the enriched measurements which can be used either directly or
indirectly to optimize software across platforms.
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  [207] is a set of command-line tools that visualize the thread and cache topology of
a multi-core, as well as control the thread afﬁnities of an application.   relies on the
operating system for its topology (currently it supports only Linux) and focuses mainly on
performance counter measurements.
There also exist tools for collecting measurements similar to the ones in MCTOP. These
include Intel’s performance counter monitor [215], which can be used to measure the memory
bandwidth from the memory controllers on an Intel platform.
As we show in Chapter 7, 	
 contains all the necessary components (i.e., topology and
low-level measurement abstractions) to achieve portable optimizations on multi-cores.
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Part II
Analyzing Synchronization
As the number of cores and the complexity of multi-core systems keeps increasing,
designing, implementing, debugging, and optimizing synchronization becomes more
and more challenging. Additionally, emerging performance metrics, such as energy
consumption, contribute further to this difﬁculty. Today, software developersmust not
only optimize their systems for throughput and latency, but also for energy efﬁciency.
In this part, we analyze synchronization in terms of throughput, latency, and energy
efﬁciency, in order to assist developers with designing and implementing scalable
synchronization on modern multi-cores.

4 A Performance Analysis of Synchro-
nization on Multi-Cores1
In this chapter, we present an exhaustive study of synchronization in terms of traditional
performance metrics, such as throughput and latency. Our goal with this study is to offer a
better understanding of how synchronization behaves on modern multi-core processors. We
span multiple layers, from hardware cache-coherence protocols up to high-level concurrent
software. We do so on different types of architectures, from single-socket—uniform and non-
uniform—to multi-socket—directory and broadcast-based—multi-cores. We draw a set of
observations which, roughly speaking, imply that scalability of synchronization is mainly a
property of the hardware.
4.1 Introduction
Scaling software systems to multi-core architectures is one of the most important challenges
in computing today. A major impediment to scalability is synchronization. As we discussed
in Chapter 3, in the past few decades, a large body of work has been devoted to the design,
implementation, evaluation, and application of synchronization schemes. Yet, the designer
of a concurrent system still has little indication, a priori, of whether a given synchronization
scheme will scale on a given modern multi-core architecture and, a posteriori, about exactly
why a given scheme did, or did not, scale.
One of the reasons for this state of affairs is that there are no results on modern architectures
connecting the low-level details of the underlying hardware (e.g., the cache-coherence proto-
col) with synchronization at the software level. Recent work that evaluated the scalability of
synchronization on modern hardware (e.g., [28, 136]) was typically put in a speciﬁc applica-
tion and architecture context, making the evaluation hard to generalize. In most cases, when
scalability issues are faced, it is not clear if they are due to the underlying hardware, to the
synchronization algorithm itself, to its usage of speciﬁc atomic operations, to the application
context, or to the workload.
1 Appeared in: Tudor David, Rachid Guerraoui, and Vasileios Trigonakis. “Everything you always wanted to know
about synchronization but were afraid to ask.” SOSP 2013.
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Of course, getting the complete picture of how synchronization schemes behave, in every
single context, is very difﬁcult. Nevertheless, in an attempt to shed some light on such a
picture, we present the most exhaustive study of synchronization on multi-cores to date. Our
analysis seeks completeness in two directions (Figure 4.1).
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Figure 4.1 – Methodology of our performance analysis of synchronization.
1. We consider multiple synchronization layers, from basic multi-core hardware up to com-
plex concurrent software. First, we dissect the latencies of cache-coherence protocols.
Then, we study the performance of various atomic operations, such as compare-and-
swap, test-and-set, fetch-and-increment. Next, we proceed with locking and message
passing techniques. Finally, we examine a concurrent hash table and an in-memory
key-value store (Memcached).
2. We vary a set of important architectural attributes to better understand their effect on
synchronization. We explore both single-socket (chip multi-processor) and multi-socket
(multi-processor) multi-cores. In the former category, we consider uniform (e.g., Sun
Niagara 2—SPARC-T2) and non-uniform (e.g, Tilera TILE-Gx36—Tilera) designs. In the
latter category, we consider platforms that implement coherence based on a directory
(e.g., AMD Opteron—Opteron) or broadcast (e.g., Intel Xeon—Westmere).
We focus our analysis on traditional performance metrics—i.e., throughput and latency. Our
set of experiments, of what we believe constitute the most commonly–used synchronization
schemes and hardware architectures today, induces the following set of observations.
Crossing sockets is a killer. The latency of performing any operation on a cache line (e.g., a
store or a compare-and-swap) simply does not scale across sockets. Our results indicate an
increase from 2 to 7.5 times compared to intra-socket latencies, even under no contention.
These differences amplify with contention at all synchronization layers and suggest that
cross-socket sharing should be avoided.
Sharing within a socket is necessary but not sufﬁcient. If threads are not explicitly placed
on the same socket, the operating system might try to load balance them across sockets,
inducing expensive communication. However, surprisingly, even with explicit placement
within the same socket, an incomplete cache directory, combined with a non-inclusive last-
level cache (LLC), might still induce cross-socket communication. On Opteron for instance,
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this phenomenon entails a 3-fold increase compared to the actual intra-socket latencies. We
discuss one way to alleviate this problem by circumventing certain access patterns.
Intra-socket (non-)uniformity does matter. Within a socket, the fact that the distance from
the cores to the LLC is the same, or differs among cores, even only slightly, impacts the
scalability of synchronization. For instance, under high contention, SPARC-T2 (uniform)
enables approximately 1.7 times higher scalability than Tilera (non-uniform) for all locking
schemes. The developer of a concurrent system should thus be aware that highly-contended
data pose a higher threat in the presence of even the slightest non-uniformity, such as non-
uniformity inside a socket.
Loads and stores can be as expensive as atomic operations. In the context of synchroniza-
tion, where memory operations are often accompanied with memory fences, loads and stores
are generally not signiﬁcantly cheaper than atomic operations with higher consensus num-
bers [101]. Even without fences, on data that are not locally cached, a compare-and-swap is
roughly only 1.35 (on Opteron) and 1.15 (on Westmere) times more expensive than a load.
Message passing shines when contention is very high. Structuring an application with mes-
sage passing reduces sharing and proves beneﬁcial when a large number of threads contend
for a few data. However, under low contention and/or a small number of cores, locks perform
better on higher-layer concurrent testbeds (i.e., a hash table) even when message passing
is provided in hardware (e.g., Tilera). This suggests the exclusive use of message passing for
optimizing certain highly contended parts of a system.
Every locking scheme has its ﬁfteen minutes of fame. None of the nine locking schemes
we consider consistently outperforms any other one, on all target architectures or workloads.
Strictly speaking, to seek optimality, a lock algorithm should thus be selected based on the
hardware platform and the expected workload.
Simple locks are powerful. Overall, an efﬁcient implementation of a ticket lock is the best
performing synchronization scheme in most low contention workloads. Even under rather
high contention, the ticket lock performs comparably to more complex locks, in particular
within a socket. Consequently, given their small memory footprint, ticket locks should be
preferred, unless it is sure that a speciﬁc lock will be very highly contended.
A high-level ramiﬁcation of many of these observations is that the scalability of synchro-
nization appears, ﬁrst and above all, to be a property of the hardware, in the following sense.
Basically, in order to be able to scale, synchronization should better be conﬁned to a single
socket, ideally a uniform one. On certain platforms (e.g., Opteron), this is simply impossible
due to the hardware. Within a socket, sophisticated synchronization schemes are generally
not worthwhile. Even if, strictly speaking, no size ﬁts all, a proper implementation of a simple
ticket lock seems enough.
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In summary, the main contribution of this chapter is the most exhaustive study of synchro-
nization to date. Results of this study can be used to help predict the cost of a synchronization
scheme, explain its behavior, design better schemes, as well as possibly improve future hard-
ware design. SSYNC, the cross-platform synchronization suite we built to perform the study is,
we believe, a contribution of independent interest. SSYNC abstracts various lock algorithms
behind a common interface: It not only includes many state-of-the-art algorithms, but also
provides platform speciﬁc optimizations with substantial performance improvements. SSYNC
also contains a library that abstracts message passing on various platforms, and a set of mi-
crobenchmarks for measuring the latencies of the cache-coherence protocols, the locks, and
the message passing. SSYNC is available at  	
 	.
The rest of the chapter is organized as follows. We present more details about our target
platforms in Section 4.2. We describe SSYNC in Section 4.3. We present our analyses of synchro-
nization from the hardware and software perspectives, in Sections 4.4 and 4.5, respectively.
Finally, in Section 4.6, we conclude this chapter.
4.2 Target Platforms in Detail
This section describes in detail the four platforms considered in our experiments. Each
is representative of a speciﬁc type of multi-core architecture. In Section 2.1, we provide a
higher-level overview of these platforms.
In this chapter, we consider two large-scale multi-socket multi-cores, henceforth called the
multi-sockets, and two large-scale chip multi-processors (CMPs), henceforth called the single-
sockets. The multi-sockets are the 4-socket AMD Opteron (Opteron) and the 8-socket Intel
Xeon (Westmere), whereas the CMPs are the 8-core Sun Niagara 2 (SPARC-T2) and the 36-core
Tilera TILE-Gx36 (Tilera). The characteristics of the four platforms are detailed in Table 4.1.
Name Opteron Westmere SPARC-T2 Tilera
System AMD Magny Cours Intel Westmere-EX SUN SPARC-T5120 Tilera TILE-Gx36
Processors 4× Opteron 6172 8× Xeon E7-8867L UltraSPARC-T2 TILE-Gx CPU
# Cores 48 80 (SMT disabled) 8 (64 contexts) 36
Core Clock 2.1 GHz 2.13 GHz 1.2 GHz 1.2 GHz
DVFS - disabled - -
L1 Cache 64/64 KB I/D 32/32 KB I/D 16/8 KB I/D 32/32 KB I/D
L2 Cache 512 KB 256 KB 256 KB
Last-level Cache 2× 6 MB (per die) 30 MB (shared) 4 MB (shared) 9 MB (distributed)
Interconnect 6.4 GT/s HyperTrans-
port (HT) 3.0
6.4 GT/s QuickPath
Interconnect (QPI)
Niagara2 Crossbar Tilera iMesh
Memory 128 GB DDR3-1333 192 GB DDR3-1067 32 GB FB-DIMM-400 16 GB DDR3-800
#Channels / #Nodes 4 per socket / 8 4 per socket / 8 8 / 1 4 / 2
OS / Kernel Ubuntu 12.04.2/3.4.2 Red Hat EL 6.3/2.6.32 Solaris 10 u7 Tilera EL 6.3/2.6.40
Table 4.1 – Details about the hardware and the OS characteristics of the target platforms.
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All platforms have a single die per socket, aside from the Opteron, that has two. Given that
these two dies are actually organized in a 2-socket topology, we use the term socket to refer to
a single die for simplicity.
4.2.1 Multi-Socket – Directory-Based: Opteron
The 48-core AMD Opteron contains four multi-chip modules (MCMs). Each MCM has two
6-core dies with independent memory controllers. Hence, the system comprises, overall, eight
memory nodes. The topology of the system is depicted in Figure 7.1b. The maximum distance
between two dies is two hops. The dies of an MCM are situated at a 1-hop distance, but they
share more bandwidth than two dies of different MCMs.
The caches of Opteron are write-back and non-inclusive [45]. In other words, every new cache
ﬁll goes in the L1 cache, but not in the L2/L3 which are victim caches, ﬁlled by the evictions of
the L1 and the L2 respectively. Nevertheless, the hierarchy is not strictly exclusive; on an LLC
hit the data is pulled in the L1 but may or may not be removed from the LLC (decided by the
hardware [7]). Opteron uses the MOESI protocol for cache coherence. ‘O’ stands for the owned
state, which indicates that this cache line has been modiﬁed (by the owner) but there might be
more shared copies on other cores. This state allows a core to load a modiﬁed line of another
core without the need to invalidate the modiﬁed line. The modiﬁed cache line simply changes
to owned and the new core receives the line in shared state. Cache coherence is implemented
with a broadcast-based protocol, assisted by what is called the HyperTransport Assist (also
known as the probe ﬁlter) [45]. The probe ﬁlter is, essentially, a directory residing in the LLC.2
An entry in the directory holds the owner of the cache line, which can be used to directly probe
or invalidate the copy in the local caches of the owner core.
4.2.2 Multi-Socket – Broadcast-Based: Westmere
The 80-core Intel Xeon consists of eight sockets of 10-cores.3 These form a twisted hypercube,
as depicted in Figure 2.3b maximizing the distance between two nodes to two hops. Westmere
uses inclusive caches [111]—every new cache-line ﬁll occurs in all the three levels of the
hierarchy. The LLC is write-back; the data is written to the memory only upon an eviction of a
modiﬁed line due to space or coherence. Within a socket, Westmere implements coherence
by snooping. Across sockets, it broadcasts snoop requests to the other sockets. Within the
socket, the LLC keeps track of which cores might have a copy of a cache line. Additionally,
Westmere extends the MESI protocol with the forward state [112]. This state is a special form
of the shared state and indicates the only cache that will respond to a load request for that line
(thus reducing bandwidth usage).
2 Typically, the probe ﬁlter occupies 1 MB of the LLC.
3 SMT is disabled for the experiments in this chapter.
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4.2.3 Single-Socket – Uniform: SPARC-T2
The Sun Niagara 2 is a single-die processor that incorporates 8 cores. It is based on the chip
multi-threading architecture; it provides 8 hardware threads per core, totaling 64 hardware
threads. Each L1 cache is shared among the 8 hardware threads of a core and is write-through
to the LLC. The 4 MB LLC (L2) cache is divided into eight banks of 512 KB each and is shared
by the 8 cores. The 8 cores communicate with the shared LLC through a crossbar [162],
which means that each core is equidistant from the LLC (uniform). The cache-coherence
implementation is directory-based and uses duplicate tags [155] (i.e., the LLC cache holds a
directory of all the L1 lines).
4.2.4 Single-Socket – Non-Uniform: Tilera
The Tilera TILE-Gx36 [205] is a 36-core chip multi-processor. The cores, also called tiles, are
allocated on a 2-dimensional mesh and are connected with Tilera’s iMesh on-chip network.
iMesh handles the coherence of the data and also provides hardware message passing to the
applications. Tilera implements the dynamic distributed cache technology [205]. All L2 caches
are accessible by every core on the chip, thus, the L2s are used as a 9 MB coherent LLC. The
hardware uses a distributed directory to implement coherence. Each cache line has a home
tile (i.e., the actual L2 cache where the data reside if cached by the distributed LLC). Consider,
for example, the case of core x loading an address homed on tile y . If the data is not cached in
the local L1 and L2 caches of x, a request for the data is sent to the L2 cache of y , which plays
the role of the LLC for this address. Clearly, the latency of accessing the LLC depends on the
distance between x and y , hence Tilera is a non-uniform cache architecture.
4.3 SSYNC: A Cross-Platform Synchronization Library
SSYNC is our cross-platform synchronization suite; it works on  , 	
, and Tilera pro-
cessors. SSYNC contains , a library that abstracts lock algorithms behind a common
interface and , a library with ﬁne-tuned implementations of message passing for each
of the four platforms. SSYNC also includes microbenchmarks for measuring the latencies of
cache coherence, the locks, and message passing, as well as a cache efﬁcient hash table ().
4.3.1 Libraries
libslock. This library contains a common interface and optimized implementations of a
number of widely used locks (see Table 2.1 for a short description of the algorithms). 
includes three simple spinlocks, namely TAS, TTAS with exponential backoff [10, 103], and
TICKET. The queue locks are the MCS lock and the CLH lock. We also employ an array-based
lock (ARRAY).  also contains hierarchical locks, such as HCLH and the hierarchical
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ticket lock (HTICKET).4 Finally,    abstracts the pthread mutex interface (MUTEX).
   also contains a cross-platform interface for atomic instructions and other architec-
ture dependent operations, such as fences, thread and memory placement functions.
libssmp.  	 is our implementation of message passing over cache coherence (similar
to the one in Barrelﬁsh [17]).5 It uses cache line-sized buffers (messages) in order to complete
message transmissions with single cache-line transfers. Each buffer is one-directional and
includes a byte ﬂag to designate whether the buffer is empty or contains a message. For
client-server communication,  	 implements functions for receiving from any other,
or from a speciﬁc subset of the threads. Even though the design of  	 is identical on
all platforms, we leverage the results of Section 4.4 to tailor  	 to the speciﬁcs of each
platform individually.
4.3.2 Microbenchmarks and Concurrent Software
ccbench. 
 is a tool for measuring the cost of operations on a cache line, depending
on the line’s MESI state and placement in the system. 
 brings the cache line in the
desired state and then accesses it from either a local or a remote core. 
 supports 30
cases, such as store on modiﬁed and test-and-set on shared lines.
Stress Tests. SSYNC provides tests for the primitives in    and  	. These tests
can be used to measure the primitives’ latency or throughput under various conditions (e.g.,
number and placement of threads, level of contention).
Hash Table (ssht).  is a concurrent hash table that exports three operations: 	, 
,
and 

. It is designed to place the data as efﬁciently as possible in the caches in order to
(i) allow for efﬁcient prefetching and (ii) avoid false sharing.  can be conﬁgured to use
any of the locks of    or the message passing of  	.
4.4 Hardware-Level Analysis
In this section, we report on the latencies incurred by the hardware cache-coherence protocols
and discuss how to reduce them in certain cases. These latencies constitute a good estimation
of the cost of sharing a cache line in a multi-core platform and have a signiﬁcant impact on the
scalability of any synchronization scheme. We use 
 to measure basic operations such
as load and store, as well as compare-and-swap (CAS), fetch-and-increment (FAI), test-and-set
(TAS), and swap (SWAP).
4 In fact, based on the results of Section 4.4 and without being aware of [56], we designed and implemented the
HTICKET algorithm.
5 On Tilera, it is an interface to the hardware message passing.
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4.4.1 Local Accesses
Table 4.2 contains the latencies for accessing the local caches of a core. In the context of
synchronization, the values for the LLCs are worth highlighting. On Westmere, the 44 cycles
is the local latency to the LLC, but also corresponds to the fastest communication between
two cores on the same socket. The LLC plays the same role for the single-socket platforms,
however, it is directly accessible by all the cores of the system. On Opteron, the non-inclusive
LLC holds both data and the cache directory, so the 40 cycles is the latency to both. However,
the LLC is ﬁlled with data only upon an eviction from the L2, hence the access to the directory
is more relevant to synchronization.
Opteron Westmere SPARC-T2 Tilera
L1 3 5 3 2
L2 15 11 11
LLC 40 44 24 45
RAM 136 355 176 118
Table 4.2 – Local caches and memory latencies (cycles).
4.4.2 Remote Accesses
Table 4.3 contains the latencies to load, store, or perform an atomic operation on a cache
line based on the cache line’s previous state and location. Notice that the accesses to an
invalid line are accesses to the main memory. In the following, we discuss all cache-coherence
states, except for the invalid. We do not explicitly measure the effects of the forward state of
Westmere: There is no direct way to bring a cache line to this state. The effects of forward state
are included in the load from shared case.
Loads. On Opteron, a load has basically the same latency regardless of the previous state
of the line; essentially, the steps taken by the cache-coherence protocol are always the same.
Interestingly, although the two dies of anMCMare tightly coupled, the beneﬁts are rather small.
The latencies between two dies in an MCM and two dies that are simply directly connected
differ by roughly 12 cycles. One extra hop adds an additional overhead of 80 cycles. Overall, an
access over two hops is approximately 3 times more expensive than an access within a die.
The results in Table 4.3 represent the best-case scenario for Opteron: At least one of the
involved cores resides on the memory node of the directory. If the directory is remote to both
cores, the latencies increase proportionally to the distance. In the worst case, where two cores
are on different nodes, both 2-hops away from the directory, the latencies are 312 cycles. Even
worse, even if both cores reside on the same node, they still have to access the remote directory,
wasting any locality beneﬁts.
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System Opteron Westmere SPARC-T2 Tilera
State
Hops same same one two same one two same other one max
die MCM hop hops die hop hops core core hop hops
loads
Modiﬁed 81 161 172 252 109 289 400 3 24 45 65
Owned 83 163 175 254 - - - - - - -
Exclusive 83 163 175 253 92 273 383 3 24 45 65
Shared 83 164 176 254 44 223 334 3 24 45 65
Invalid 136 237 247 327 355 492 601 176 176 118 162
stores
Modiﬁed 83 172 191 273 115 320 431 24 24 57 77
Owned 244 255 286 291 - - - - - - -
Exclusive 83 171 191 271 115 315 425 24 24 57 77
Shared 246 255 286 296 116 318 428 24 24 86 106
atomic operations: CAS (C), FAI (F), TAS (T), SWAP (S)
Operation all all all all all all all C/F/T/S C/F/T/S C/F/T/S C/F/T/S
Modiﬁed 110 197 216 296 120 324 430 71/108/64/95 66/99/55/90 77/51/70/63 98/71/89/84
Shared 272 283 312 332 113 312 423 76/99/67/93 66/99/55/90 124/82/121/95 142/102/141/115
Table 4.3 – Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a
cache line depending on the MESI state and the distance. The values are the average of 10000
repetitions with < 3% standard deviation.
In contrast, Westmere does not have the locality issues of Opteron. If the data is present within
the socket, a load can be completed locally due to the inclusive LLC. Loading from the shared
state is particularly interesting, because the LLC can directly serve the data without needing
to probe the local caches of the previous owner (unlike the modiﬁed and exclusive states).
However, the overhead of going off-socket on Westmere is very high. For instance, loading from
the shared state is 7.5 times more expensive over two hops than loading within the socket.
Unlike the large variability on multi-sockets, the results are more stable on the single-sockets.
On SPARC-T2, a load costs an L1 or L2 access, depending on whether the two threads reside on
the same core. On Tilera, the LLC is distributed, hence the latencies depend on the distance of
the requesting core from the home tile of the cache line. The cost for two adjacent cores is 45
cycles, whereas for the two most remote cores,6 it is 20 cycles higher (2 cycles per hop).
Stores. On Opteron, both loads and stores on a modiﬁed or an exclusive cache line have
similar latencies (no write-back to memory). However, a store on a shared line is different.7
Every store on a shared or owned cache line incurs a broadcast invalidation to all nodes. This
happens because the cache directory is incomplete (it does not keep track of the sharers) and
does not in any way detect whether sharing is limited within the node.8 Therefore, even if
all sharers reside on the same node, a store needs to pay the overhead of a broadcast, thus
increasing the cost from around 83 to 244 cycles. Obviously, the problem is aggravated if the
6 10 hops distance on the 6-by-6 2-dimensional mesh of Tilera.
7 For the store on shared test, we place two different sharers on the indicated distance from a third core that
performs the store.
8 On Westmere, the inclusive LLC is able to detect if there is sharing solely within the socket.
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directory is not local to any of the cores involved in the store. Finally, the scenario of storing
on a cache line shared by all 48 cores costs 296 cycles.
Again, Westmere has the advantage of locality; Westmere locally completes an operation that
involves solely cores of a single node. In general, stores behave similarly regardless of the
previous state of the cache line. Finally, storing on a cache line shared by all 80 cores on
Westmere costs 445 cycles.
Similarly to a load, the results for a store exhibit much lower variability on the single-sockets.
A store on SPARC-T2 has essentially the latency of the L2, regardless of the previous state of
the cache line and the number of sharers. On Tilera, stores on a shared line are a bit more
expensive due to the invalidation of the cache lines of the sharers. The cost of a store reaches a
maximum of 200 cycles when all 36 cores share that line.
Atomic Operations. On the two multi-sockets, CAS, TAS, FAI, and SWAP have essentially
the same latencies. These latencies are similar to a store followed by a memory barrier. On
the single-sockets, some operations clearly have different hardware implementations. For
instance, on Tilera, the FAI operation is faster than the others. Another interesting point is the
latencies for performing an operation when the line is shared by all the cores of the system.
On all platforms, the latencies follow the exact same trends as a store in the same scenario.
Implications. The latencies of cache coherence reveal some important issues that should be
addressed in order to implement efﬁcient synchronization. Cross-socket communication is 2
to 7.5 times more expensive than intra-socket communication. The problem on the broadcast-
based design of Westmere is larger than on Opteron. However, within the socket, the inclusive
LLC of Westmere provides strong locality, which in turn translates into efﬁcient intra-socket
synchronization. In terms of locality, the incomplete directory of Opteron is problematic in
two ways. First, a read-write pattern of sharing, causes stores on owned and shared cache lines
to exhibit the latency of a cross-socket operation, even if all sharers reside on the same socket.
We thus expect intra-socket synchronization to behave similarly to the cross-socket. Second,
the location of the directory is crucial: If the cores that use some memory are remote to the
directory, they pay the remote access overhead. To achieve good synchronization performance,
the data has to originate from the local memory node (or to be migrated to the local one).
Overall, an Opteron MCM should be treated as a two-node platform.
The single-sockets exhibit quite a different behavior: They both use their LLCs for sharing.
The latencies (to the LLC) on SPARC-T2 are uniform (i.e., they are affected by neither the
distance nor the number of the involved cores). We expect this uniformity to translate to
synchronization that is not prone to contention. The non-uniform Tilera is affected both by
the distance and the number of involved cores, therefore we expect scalability to be affected by
contention. Regarding the atomic operations, both single-sockets have faster implementations
for some of the operations (see Table 4.3). These should be preferred to achieve the best
synchronization performance.
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4.4.3 Enforcing Locality
A store to a shared or owned cache line on Opteron induces an unnecessary broadcast of
invalidations, even if all the involved cores reside on the same node (see Table 4.3). This results
in a 3-fold increase of the latency of the store operation. In fact, to avoid this issue, we propose
to explicitly maintain the cache line to the modiﬁed state. This can be easily achieved by
calling the   	
 instruction before any load reference to that line. Of course, this
optimization should be used with care because it disallows two cores to simultaneously hold a
copy of the line.
To illustrate the potential of this optimization, we engineer an efﬁcient implementation of
a ticket lock. As we describe in Table 2.1, a ticket lock consists of two counters: the ticket
and the current. To acquire the lock, a thread atomically fetches and increases the ticket
counter—it obtains a ticket tick. If tick equals the current counter, the thread has acquired
the lock, otherwise, the thread spins until this becomes true. To release the lock, the thread
increases the value of the current counter.
A particularly appealing characteristic of the ticket lock is the fact that the ticket, subtracted by
the current counter, is the number of threads queued before the current thread. Accordingly, it
is intuitive to spin with a backoff proportional to the number of threads queued in front [149].
We use this backoff technique with and without the   optimization and compare the
results with a non-optimized implementation of the ticket lock. Figure 4.2 depicts the latencies
for acquiring and immediately releasing a single lock. Obviously, the non-optimized version
scales terribly, delivering a latency of 720K cycles on 48 cores. In contrast, the versions with
the proportional backoff scale signiﬁcantly better. The   gives an extra performance
boost, performing up to 2 times better on 48 cores.
SSYNC uses the aforementioned optimization wherever possible. For example, our message
passing implementation on Opteron with the   technique is up to 2.5 times faster
than without it.
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4.4.4 Stressing Atomic Operations
In this test, we stress the various atomic operations of our four platforms. Each thread re-
peatedly tries to perform an atomic operation on a single shared location. For FAI, SWAP, and
CAS_FAI these calls are always eventually successful (i.e., they write to the target memory),
whereas for TAS and CAS they are not. CAS_FAI implements a FAI operation based on CAS.
CAS_FAI enables us to highlight both the costs of spinning until CAS is successful and the
beneﬁts of having a FAI instruction supported by the hardware. After completing a call, the
thread pauses for a sufﬁcient number of cycles to prevent the same thread from completing
consecutive operations locally (long runs [153]). This delay is proportional to the maximum
latency across the involved cores and does not affect the total throughput in a way other than
the intended.
On the multi-sockets, we allocate threads on the same socket and continue on the next socket
once all cores of the previous one have been used. On SPARC-T2, we divide threads evenly
among the eight physical cores. On all platforms, we ensure that each thread allocates its local
data from the local node. We repeat each experiment ﬁve times and show the average value.
Figure 4.3 shows the results of this experiment. The multi-sockets exhibit a very steep decrease
in the throughput once the location is accessed by more than one core. The latency of the
operations increases from approximately 20 to 120 cycles. In contrast, the single-sockets
generally show an increase in the throughput on the ﬁrst few cores. This can be attributed to
the cost of the local parts of the benchmark (e.g., a while loop) that consume time comparable
to the latency of the operations. For more than six cores, however, the results stabilize (with a
few exceptions).
Both Opteron and Westmere exhibit a stable throughput close to 20 Mops/s within a socket,
which drops once there are cores on a second socket. Not surprisingly (see Table 4.3), the
drop on Westmere is larger than on Opteron. The throughput on these platforms is dictated by
the cache-coherence latencies, given that an atomic operation actually brings the data in its
local cache. In contrast, on the single-sockets the throughput converges to a maximum value
and exhibits no subsequent decrease. Some further interesting points worth highlighting
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are as follows. First, SPARC-T2 (  architecture) does not provide an atomic increment
or swap instruction. Their implementations are based on CAS, therefore the behavior of
FAI and CAS_FAI are practically identical. SWAP shows some ﬂuctuations on SPARC-T2,
which we believe are caused by the scheduling of the hardware threads. However,  
provides a hardware TAS implementation that proves to be highly efﬁcient. Likewise, the FAI
implementation on Tilera slightly outperforms the other operations.
Implications. Both multi-sockets have a very fast single-thread performance, that drops on
twoormore cores anddecreases furtherwhen there is cross-socket communication. Contrarily,
both single-sockets have a lower single-thread throughput, but scale to a maximum value, that
is subsequently maintained regardless of the number of cores. This behavior indicates that
globally stressing a cache line with atomic operations will introduce performance bottlenecks
on the multi-sockets, while being somewhat less of a problem on the single-sockets. Finally, a
system designer should take advantage of the best performing atomic operations available on
each platform, like the TAS on SPARC-T2.
4.5 Software-Level Analysis
This section describes the software-oriented part of this study. We start by analyzing the
behavior of locks under different levels of contention and continue with message passing.
We use the same methodology as in Section 4.4.4 in the experiments of this section as well.
In addition, the globally shared data is allocated from the ﬁrst participating memory node.
We ﬁnally report on our ﬁndings on higher-level concurrent software and we discuss the
implications of the results of this chapter on other synchronization approaches such as
combiners and lock-free programming.
4.5.1 Locks
We evaluate the locks in SSYNC under various degrees of contention on our platforms. We
evaluate (i) no contention, (ii) under extreme and very low contention (within each platform),
and (iii) under intermediate contention (across platforms).
Uncontested Locking
In this experiment we measure the latency to acquire a lock based on the location of the
previous owner. Although in a number of cases acquiring a lock does involve contention,
a large portion of acquisitions in applications are uncontested, hence they have a similar
behavior to this experiment.
Initially, we place a single thread that repeatedly acquires and releases the lock. We then
add a second thread, as close as possible to the ﬁrst one, and pin it further in subsequent
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Figure 4.4 – Uncontested lock acquisition latency based on the location of the previous owner
of the lock.
runs. Figure 4.4 contains the latencies of the different locks when the previous owner is at
various distances. Latencies suffer important increases on the multi-sockets as the second
thread moves further from the ﬁrst. In general, acquisitions that need to transfer data across
sockets have a high cost. Remote acquisitions can be up to 12.5 and 11 times more expensive
than local ones on Opteron and Westmere respectively. In contrast, due to the shared and
distributed LLCs, SPARC-T2 and Tilera suffer no and slight performance decrease, respectively,
as the location of the second thread changes. The latencies of the locks are in accordance with
the cache-coherence latencies presented in Table 4.3.
Moreover, the differences in the latencies are signiﬁcantly larger between locks on the multi-
sockets than on the single-sockets, making the choice of the lock algorithm in an uncontested
scenario paramount to performance. More precisely, while simple spinlocks (i.e., TAS, TTAS,
TICKET) closely follow the cache-coherence latencies, more complex locks generally introduce
some additional overhead.
Implications. Using a lock, even if no contention is involved, is up to one order of magnitude
more expensive when crossing sockets. The 350-450 cycles on a multi-socket, and the roughly
200 cycles on a single-socket, are not negligible, especially if the critical sections are short.
Moreover, the penalties induced when crossing sockets in terms of latency tend to be higher
for complex locks than for simple locks. Therefore, regardless of the platform, simple locks
should be preferred, when contention is very low.
Lock Algorithm Behavior
We study the behavior of locks under extreme and very low contention. On the one hand,
highly contended locks are often the main scalability bottleneck of software systems. On the
other hand, many systems use locking strategies, such as ﬁne-grained locks, that induce low
contention. Therefore, good performance in these two scenarios is essential. We measure
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Figure 4.5 – Throughput of different lock algorithms using a single lock.
the total throughput of lock acquisitions that can be performed using each lock algorithm.
Each thread acquires a randomly-chosen lock, reads and writes one corresponding cache line
of data, and releases the lock. Similarly to the atomic operations stress test (Section 4.4.4) in
the single-lock experiment, a thread pauses after it releases the lock, in order to ensure that
the release becomes visible to the other cores before retrying to acquire the lock. Given the
uniform structure of the platforms, we do not use hierarchical locks on the single-sockets.
Extreme Contention. Figure 4.5 depicts the results of the maximum contention experiment
(one lock). As we mentioned earlier, our microbenchmark employs sufﬁcient delays after
releasing the lock so that we avoid long runs. As we described in Section 4.4, Westmere exhibits
very strong intra-socket locality. Accordingly, hierarchical locks (i.e., HTICKET and HCLH)
perform the best. Although there is a very big drop from one to two cores on the multi-sockets,
within the socket both Opteron and Westmere manage to keep a rather stable performance.
However, once a second socket is involved the throughput decreases again.
Not surprisingly, the CLH and the MCS locks are the most resilient to contention. They both
guarantee that a single thread is spinning on each cache line and use the globally shared data
only to enqueue for acquiring the lock. TICKET proves to be the best simple spinlock on this
workload. Overall, the throughput on two or more cores on the multi-sockets is an order of
magnitude lower than the single-core performance. In contrast, the single-sockets maintain a
comparable performance on multiple cores.
Very Low Contention. The very low contention results (512 locks) are shown in Figure 4.6.
Once again, one can observe the strong intra-socket locality of Westmere. In general, simple
locks match or even outperform the more complex queue locks. While on Westmere the
differences between locks become insigniﬁcant for a large number of cores, it is generally
TICKET that performs the best onOpteron, SPARC-T2, and Tilera. On a low-contention scenario
it is thus difﬁcult to justify the memory requirements that complex lock algorithms have. It
should be noted that, aside from the acquisitions and releases, the load and the store on
the protected data also contribute to the lack of scalability of multi-sockets, for the reasons
pointed out in Section 4.4.
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Figure 4.6 – Throughput of different lock algorithms using 512 locks.
Implications. None of the locks is consistently the best on all platforms. Moreover, no
lock is consistently the best within a platform. While complex locks are generally the best
under extreme contention, simple locks perform better under low contention. Under high
contention, hierarchical locks should be used onmulti-socketswith strong intra-socket locality,
such as Westmere. Opteron, due to the previously discussed locality issues, and the single-
sockets favor queue locks. In case of low contention, simple locks are better than complex
implementations within a socket. Under extreme contention, while not as good as more
complex locks, a ticket lock can avoid performance collapse within a socket. On Westmere,
the best performance is achieved when all threads run on the same socket, both for high
and for low contention. Therefore, synchronization between sockets should be limited to the
absolute minimum on such platforms. Finally, we observe that when each core is dedicated to
a single thread there is no scenario in which pthread mutexes perform the best. Mutexes are
however useful when threads contend for a core. Therefore, unless multiple threads run on the
same core, alternative implementations should be preferred. In Section 5.5.1, we introduce
MUTEXEE, an optimized implementation of pthread mutex.
Cross-Platform Lock Behavior
In this experiment, we compare lock behavior under various degrees of contention across
architectures. In order to have a straightforward cross-platform comparison, we run the tests
on up to 36 cores. Having already explored the lock behavior of different algorithms, we
only report the highest throughput achieved by any of the locks on each platform. We vary
the contention by running experiments with 4, 16, 32, and 128 locks, thus examining high,
intermediate, and low degrees of contention.
The results are shown in Figure 4.7. In all cases, the differences between the single and multi-
sockets are noticeable. Under high contention, single-sockets prevent performance collapse
from one thread to two or more, whereas in the lower contention cases these platforms scale
well. As noted in Section 4.4, stores and atomic operations are affected by contention on
Tilera, resulting in slightly less scalability than on SPARC-T2: On high contention workloads,
the uniformity of SPARC-T2 delivers up to 1.7 times more scalability than Tilera (i.e., the
rate at which performance increases). In contrast, multi-sockets exhibit a signiﬁcantly lower
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Figure 4.7 – Throughput and scalability of locks depending on the number of locks. The “X :
Y” labels on top of each bar indicate the best-performing lock (Y) and the scalability over the
single-thread execution (X).
throughput for high contention, when compared to single-thread performance. Multi-sockets
provide limited scalability even on the low contention scenarios. The direct cause of this
contrasting behavior is the higher latencies for the cache-coherence transitions on multi-
sockets, as well as the differences in the throughput of the atomic operations. It is worth
noticing that Westmere scales well when all the threads are within a socket. Performance,
however, severely degrades even with one thread on a remote socket. In contrast, Opteron
shows poor scalability regardless of the number of threads. The reason for this difference is
the limited locality of Opteron we discussed in Section 4.4.
Implications. There is a signiﬁcant difference in scalability trends between multi and single-
sockets across various degrees of contention. Moreover, even a small degree of non-uniformity
can have an impact on scalability. As contention drops, simple locks should be used in order
to achieve high throughput on all architectures. Overall, we argue that synchronization-
intensive systems should favor platforms that provide locality (i.e., they can prevent cross-
socket communication).
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4.5.2 Message Passing
We evaluate the message passing implementations of SSYNC. To capture the most prominent
communication patterns of a message passing application, we evaluate both one-to-one and
client-server communication. The size of a message is 64 bytes (a cache line).
One-to-One Communication. Figure 4.8 depicts the latencies of two cores that exchange
one-way and round-trip messages. As expected, Tilera’s hardware message passing performs
the best. Not surprisingly, a one-way message over cache coherence costs roughly twice the
latency of transferring a cache line. Once a core x receives a message, it brings the receive
buffer (i.e., a cache line) to its local caches. Consequently, the second core y has to fetch
the buffer (ﬁrst cache-line transfer) in order to write a new message. Afterwards, x has to
re-fetch the buffer (second transfer) to get the message. Accordingly, the round-trip case takes
approximately four times the cost of a cache-line transfer. The reasoning is exactly the same
with one-way messages, but applies to both ways: Send and then receive.
Client-Server Communication. Figure 4.9 depicts the one-way and round-trip throughput
for a client-server pattern with a single server. Again, the hardware message passing of Tilera
performs the best. With 35 clients, one server delivers up to 16 Mops/s (round-trip) on Tilera
(less on the other platforms). In this benchmark, the server does not perform any computation
between messages, therefore the 16 Mops constitutes an upper bound on the performance
of a single server. It is interesting to note that if we reduce the size of the message to a single
word, the throughput on Tilera is 27 Mops/s for round-trip and more than 100 Mops/s for
one-way messages, respectively.
Two additional observations are worth mentioning. First, Westmere performs very well within
a socket, especially for one-way messages. The inclusive LLC cache plays the role of the
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buffer for exchanging messages. However, even with a single client on a remote socket, the
throughput drops from 25 to 8 Mops/s. The second point is that as the number of cores
increases, the round-trip throughput becomes higher than the one-way on Westmere. We also
observe this effect on Opteron, once the length of the local computation of the server increases
(not shown in the graph). This happens because the request-response model enables the
server to efﬁciently prefetch the incoming messages. On one-way messages, the clients keep
trying to send messages, saturating the incoming queues of the server. This leads to the clients
busy-waiting on cache lines that already contain a message. Therefore, even if the server
prefetches a message, the client will soon bring the cache line to its own caches (or transform
it to shared), making the consequent operations of the server more expensive.
Implications. Message passing can achieve latencies similar to transferring a cache line
from one core to another. This behavior is essentially not affected by contention, because
each pair of cores uses individual cache lines for communication. These observations apply
both to one-to-one and client-server communication. However, a single server has a rather
low upper bound on the throughput it can achieve, even when not executing any computation.
In a sense, we have to trade performance for scalability.
4.5.3 Hash Table (  )
We evaluate    (i.e., the concurrent hash table implementation of SSYNC) under low
(512 buckets) and high (12 buckets) contention, as well as short (12 elements) and long
(48 elements) buckets. We use 80% , 10% , and 10% 	
 operations, so as to keep
the size of the hash table constant. We conﬁgure    so that each bucket is protected by
a single lock, the keys are 64 bit integers, and the payload size is 64 bytes. The trends on
scalability pertain on other conﬁgurations as well. Finally, we conﬁgure the message passing
(mp) version to use (i) one server per three cores9 and (ii) round-trip operations (i.e., all
operations block, waiting for a response from the server). It should be noted that dedicating
9 This conﬁguration achieves the highest throughput.
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Figure 4.10 – Throughput and scalability of the hash table (  ) on different conﬁgurations.
The “X : Y” labels on top of each bar indicate the best-performing lock (Y) and the scalability
over the single-thread execution (X).
some threads as servers reduces the contention induced on the shared data of the application.
Figure 4.10 depicts the results on the four target platforms on the aforementioned scenarios.10
Low Contention. Increasing the length of the critical sections increases the scalability of the
lock-based    on all platforms, except for Tilera. The multi-sockets beneﬁt from the efﬁcient
prefetching of the data of a bucket. All three systems beneﬁt from the lower single-thread
performance, which leads to higher scalability ratios. On Tilera, the local data contend with the
shared data for the L2 cache space, reducing scalability. On this workload, the message passing
implementation is strictly slower than the lock-based ones, even on Tilera. It is interesting
to note that Westmere scales slightly even outside the 10 cores of a socket, thus delivering
the highest throughput among all platforms. Finally, the best performance in this scenario is
achieved by simple spinlocks.
High Contention. The results are radically different for high contention. First, the message
passing version not only outperforms the lock-based ones on three out of the four platforms
(for high core counts), but it also delivers by far the highest throughput. The hardware threads
of SPARC-T2 do not favor client-server solutions; the servers are delayed due to the sharing
10 The single-thread throughput for message passing is actually a result of a one server / one client execution.
50
4.5. Software-Level Analysis
of the core’s resources with other threads. However, with locks, SPARC-T2 achieves a 10-
fold performance increase on 36 threads, which is the best scalability among the lock-based
versions and approaches the optimal 12-fold scalability. It is worth mentioning that if we do
not explicitly pin the threads on cores, the multi-sockets deliver 4 to 6 times lower maximum
throughput on this workload.
Summary. These experiments illustrate two major points. First, increasing the length of a
critical section can partially hide the costs of synchronization under low contention. This, of
course, assumes that the data accessed in the critical section are mostly being read (so they
can be shared) and follow a speciﬁc access pattern (so they can be prefetched). Second, the
results illustrate how message passing can provide better scalability and performance than
locking under extreme contention.
4.5.4 Key-Value Store (Memcached)
Memcached (v. 1.4.15) [70] is an in-memory key-value store, based on a hash table. Mem-
cached’s hash table has a large number of buckets and is protected by ﬁne-grain locks. How-
ever, during certain rebalancing and maintenance tasks, Memcached dynamically switches to
a global lock for short periods of time. Since we are interested in the effect of synchronization
on performance and scalability, we replace the default pthread mutexes that protect the hash
table, as well as the global locks, with the interface provided by   . In order to stress
Memcached, we use the memslap tool from the libmemcached library [5] (v. 1.0.15). We deploy
memslap on a remote server and use its default conﬁguration. We use 500 client threads and
run a get-only and a set-only tests.
Get. The get test does not cause any switches to global locks. Due to the essentially non-
existent contention, the lock algorithm has little effect in this test. In fact, even completely
removing the locks of the hash table does not result in any performance difference. This
indicates that scalability is limited by bottlenecks other than synchronization.
Set. A write-intensive workload however stresses a number of global locks, which introduces
contention. In the set test the differences in lock behavior translate in a difference in the
performance of the application as well. Figure 4.11 shows the throughput on various platforms
using different locks. We do not present the results on more than 18 cores, since none of the
platforms scales further. Changing the MUTEX to TICKET, MCS, or TAS locks achieves speedups
between 29% and 50% on three of the four platforms.11 Moreover, the cache-coherence
implementation of Opteron proves again problematic. Due to the periodic accesses to global
locks, the previously presented issues strongly manifest, resulting in a maximum speedup
of 3.9. On Westmere, the throughput increases while all threads are running within a socket,
after which it starts to decrease. Finally, thread scheduling has an important impact on
11 The bottleneck on SPARC-T2 is due to network and OS issues.
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Figure 4.11 – Throughput of Memcached using a set-only test. The maximum speed-up vs.
single thread is indicated under the platform names.
performance. Not allocating threads to the appropriate cores decreases performance by 20%
on the multi-sockets.
Summary. Even in an application where the main limitations to performance are networking
and the main memory, when contention is involved, the impact of the cache coherence and
synchronization primitives is still important. When there is no contention and the data is
either prefetched or read from the main memory, synchronization is less of an issue.
4.5.5 Discussion: Beyond Locks and Message Passing
In this chapter we focused on analyzing lock and message-passing-based synchronization.
Arguably, these are two most commonly deployed synchronization approaches. Still, other
synchronization techniques have been shown to be promising for optimizing certain coordi-
nation patterns (e.g., highly-contended critical sections). In what follows, we discuss how the
results of this chapter correlate to lock-free and combiner-based synchronization.
Lock-Free Synchronization. As we discuss in Chapters 1 and 2, lock-free programming
avoids using locks by directly employing hardware synchronization primitives, such as
compare-and-swap. As such, the scalability of lock-free designs directly depends on the
performance and scalability of atomic operations, which we thoroughly analyze in Section 4.4.
For instance, crossing sockets signiﬁcantly increases the latencies of atomic operations,
therefore, crossing sockets will inevitably be problematic for lock-free synchronization.
Additionally, in Chapter 6, we summarize the results of our analysis of lock-free and lock-based
synchronization in concurrent search data structures [51]. Our results clearly indicate that
both lock-free and lock-based data structures follow the exact same scalability trends, which
are of course dictated by the underlying hardware/workload combination. Regardless of the
design, achieving scalability requires to minimize synchronization.
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Combiner-Based Synchronization. As we discuss in Chapter 3, there is a large body of
recent work on combiner-based approaches [68, 99, 136, 137, 177]. Combiners promise to
improve the scalability of highly-contented critical sections by letting “server” threads to
execute critical sections on behalf of other threads. In our discussion, we focus on RCL which
has been shown to be the best performing combiner on several conﬁgurations [136, 137].
RCL replaces the “lock, execute, andunlock” patternwith remote procedure calls to a dedicated
server core. The RCL approach hides the contention behind messages and enables the server
to locally access the protected data. RCL is designed for improving the scalability of highly-
contended locks. Our message-passing concurrent hash-table of Section 4.3.2 essentially
implement the RCL approach.
Intuitively, for no/low contention critical sections RCL still has to pay the cost of a round-trip
message for synchronization. In contrast, with locks, synchronization is typically achieved
with at most one cache-line transfer. If the lock is already present in the requesting core’s L1
cache (or if it is successfully prefetched), then there is no cache-line transfer. This behavior is
reﬂected in the hash-table results (Figure 4.10): Locks are faster than message passing under
low contention.
However, for highly-contended critical sections (which is the target of RCL), we indeed see that
RCL can deliver much better scalability than lock-based synchronization. As we show in Fig-
ure 4.9, client-server communication delivers stable throughput regardless of the contention
levels (i.e., the number of requesting threads). For RCL, this behavior translates into critical
sections that do not suffer from congestion collapse as the number of threads increases.
Overall, our results corroborate that on multi-socket multi-cores, under very high contention,
combiner-based approaches deliver better scalability than traditional lock algorithms.
4.6 Conclusions
In this chapter, we dissected the cost of synchronization and studied its scalability along
different directions. Our analysis extended from basic hardware synchronization protocols
and primitives all the way to complex concurrent software. We also considered different
representative hardware architectures. The results of our experiments and our cross-platform
synchronization suite, SSYNC, can be used to evaluate the potential for scaling synchronization
on different platforms and to develop concurrent applications and systems. In fact, the
remainder of this dissertation is heavily inspired by the synchronization study of this chapter.
Our experimentation induced various observations about synchronization on multi-cores.
The ﬁrst obvious one is that crossing sockets signiﬁcantly impacts synchronization, regardless
of the layer (e.g., cache coherence, atomic operations, locks). Synchronization scales much
better within a single socket, irrespective of the contention level. Systems with heavy sharing
should reduce cross-socket synchronization to the minimum. As we pointed out, this is not
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always possible (e.g., on the multi-socket Opteron), for hardware can still induce cross-socket
trafﬁc, even if sharing is explicitly restricted within a socket. Message passing can be viewed
as a way to reduce sharing as it enforces partitioning of the shared data. However, it comes at
the cost of lower performance (than locks) on a few cores or low contention.
Another observation is that non-uniformity affects scalability even within a single-socket
multi-core—synchronization on SPARC-T2 scales better than on Tilera. Consequently, even
on a single-socket multi-core such as the Tilera, a system should reduce the amount of highly-
contended data to avoid performance degradation (due to the hardware).
We also noticed that each of the nine state-of-the-art lock algorithms that we evaluated per-
forms the best on at least one workload/platform combination. Nevertheless, if we reduce the
context of synchronization to a single socket (either one socket of a multi-socket, or a single-
socket multi-core), then our results indicate that simple spinlocks should be preferred over
more complex locks. Complex locks (e.g., queue-based locks) have a lower uncontested per-
formance, a larger memory footprint, and only outperform simple spinlocks under relatively
high contention.
On a high-level, we showed that, roughly speaking, scalability of synchronization is largely a
property of the underlying multi-core. Different platforms offer different cache-coherence
implementations, atomic operations, non-uniformity proﬁles, intra-socket locality, etc. Con-
sequently, optimizing synchronization of a concurrent system to the maximum is not portable,
because it requires platform-speciﬁc ﬁne-tuning.
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5 An Energy Efﬁciency Analysis of Lock-
ing on Multi-Cores1
In Chapter 4, we analyzed synchronization in terms of throughput and latency. Nevertheless,
the past few years energy has also become a very important factor in computing. In this
chapter, we present an extensive study of the energy/performance trade-offs of lock-based
synchronization on modern   hardware. Locks are a natural place for improving the energy
efﬁciency of software systems. Intuitively, some locking strategies consume more power than
others, thus the strategy choice can have a signiﬁcant effect in concurrent systems. In sum-
mary, this chapter illustrates that improving the energy efﬁciency of locks goes hand in hand
with improving their throughput. The main reason behind this result is that current hardware
does not provide adequate tools for reducing the power consumption of synchronization
without negatively impacting throughput.
5.1 Introduction
For several decades, the main metric to measure the efﬁciency of computing systems has been
throughput. This state of affairs started changing in the past few years as energy has become a
very important factor [16]. Reducing the power consumption of systems is considered crucial
today [61, 92]. Various studies estimate that datacenters have contributed over 2% of the total
US electricity usage in 2010 [121], and project that the energy footprint of datacenters will
double by 2020 [164].
We argue that optimizing lock-based synchronization is an effective approach to saving energy
in concurrent software. The rationale is the following. First, concurrent systems are now main-
stream and need to synchronize their activities. In most cases, synchronization is achieved
through locking. Hence, designing locking schemes that reduce energy consumption can
affect many software systems. Second, locks are well-deﬁned abstractions and one can usually
replace the lock implementation without any modiﬁcation to the rest of the system. Third, the
choice of the locking scheme can have a signiﬁcant effect on energy consumption. Indeed,
1 Appeared in: Babak Falsaﬁ, Rachid Guerraoui, Javier Picorel and Vasileios Trigonakis. “Unlocking energy.”
USENIX ATC 2016.
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with mutex
and spinlock lock algorithms.
the main consequence of synchronization is having some threads wait for one another—an
opportunity for saving energy.
To illustrate this opportunity, consider the average power consumption of two versions
of a 
	
 	
	
 [166] stress test over a long-running
execution—Figure 5.1(a). The two versions differ in how the lock handles contention: Mutexes
use sleeping, while spinlocks employ busy waiting. With sleeping, the waiting thread is put to
sleep by the OS until the lock is released. With busy waiting, the thread remains active, polling
the lock until the lock is ﬁnally released. Choosing sleeping as the waiting strategy brings up
to 33% beneﬁts on power. Hence, as we pointed out, the choice of locking strategy can have a
signiﬁcant effect on power consumption.
Accordingly, privileging sleeping with mutex locks seems like the systematic way to go. This
choice, however, is not as simple as it looks. What really matters is not only the power
consumption, but the amount of energy consumed for performing some work, namely energy
efﬁciency. In the Figure 5.1 example, although the spinlock version consumes 50% more power
than mutex, it delivers 25% higher energy efﬁciency (Figure 5.1(b)) for it achieves twice the
throughput. Hence, indeed, locking is a natural place to look for saving energy. Yet, choosing
the best lock algorithm is not straightforward.
To ﬁnalize the argument that optimizing locks is a good approach to improve the energy efﬁ-
ciency of systems, we need locks that not only reduce power, but also do not hurt throughput.
Is that even possible?
We show that the answer to this question is positive. We argue for the POLY2 conjecture: Energy
efﬁciency and throughput go hand in hand in the context of lock algorithms. POLY suggests
that we can optimize locks to improve energy efﬁciency without degrading throughput; the
two go hand in hand. Consequently, we can apply prior throughput-oriented research on lock
algorithms almost as is in the design of energy-efﬁcient locks as well.
2 POLY stands for “Pareto optimality in locks for energy efﬁciency.”
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We argue for our POLY conjecture through a thorough analysis of the energy efﬁciency of locks
on two modern Intel processors and six software systems (i.e., Memcached, MySQL, SQLite,
RocksDB, HamsterDB, and Kyoto Kabinet). We conduct our analysis in three layers. We start
by analyzing the hardware and software artifacts available for synchronization (e.g., pausing
instructions, the Linux   system calls). Then, we evaluate optimized variants of lock
algorithms in terms of throughput and energy efﬁciency. Finally, we apply our results to the six
software systems. We derive from our analysis the following observations that underlie POLY:
Busy waiting inherently hurts power consumption. With busy waiting, the underlying
hardware context remains active. On Intel machines, for example, it is not practically feasible
to reduce the power consumption of busy waiting. First, there is no power-friendly pause
instruction to be used in busy-wait loops. The conventional way of reducing the cost of these
loops, namely the  	
 instruction, actually increases power consumption. Second, the
	 instructions require kernel-level privileges, thus using them in user space
incurs high overheads. Third, traditional DVFS techniques for decreasing the voltage and
frequency of the cores (hence lowering their power consumption) are too coarse-grained and
too slow to use. Consequently, the power consumption of busy waiting can simply not be
reduced. The only way is to look into sleeping.
Sleeping can indeed save power. Our Xeon (Ivy in Section 2.1) server has approximately
55 Watts idle power and a max total power consumption of 206 Watts. Once a hardware
context is active, it draws power, regardless of the type of work it executes. We can save this
power if threads are put to sleep while waiting behind a busy lock. The OS can then put the
core(s) in one of the low-power idle states [110]. Furthermore, when there are more software
threads than hardware contexts in a system, sleeping is the only way to go in locks, because
busy waiting kills throughput.
However, going to sleep hurts energy efﬁciency. The   system call implements sleep-
ing in Linux and is used by pthread mutex locks. In most realistic scenarios, the  -call
overheads offset the energy beneﬁts of sleeping over busy waiting, if any, resulting in worse
energy efﬁciency. Additionally, the spin-then-sleep policy of mutex is not tuned to account
for these overheads. The mutex spins for up to a few hundred cycles before employing  ,
while waking up a sleeping thread takes at least 7000 cycles. As a result, it is common that a
thread makes the costly   call to sleep, only to be immediately woken up, thus wasting
both time and energy. We design MUTEXEE, an optimized version of mutex that takes the
  overheads into account.
Thus, some threads have to go to sleep for long. An unfair lock can put threads to sleep for
long durations in the presence of high contention. Doing so results in lower power consump-
tion, as fewer threads (hardware contexts) are active during the execution. In addition, lower
fairness brings (i) better throughput, as the contention on the lock is decreased, and (ii) higher
tail latencies, as the latency distribution of acquiring the lock might include some large values.
57
Chapter 5. An Energy Efﬁciency Analysis of Locking on Multi-Cores
Overall, on current hardware, every power trade-off is also a throughput and a latency trade-off
(motivating the name POLY): (i) sleeping vs. busy waiting, (ii) busy waiting with vs. without
DVFS or   	, and (iii) low vs. high fairness. The main reason for these trade-offs
is that hardware does not provide adequate tools for reducing the power consumption in locks
without destroying throughput.
Interestingly, in our quest to substantiate POLY, we optimize state-of-the-art locking techniques
to increase the energy efﬁciency of our considered systems. We improve the energy efﬁciency
or our target systems by 33% on average, driven by a 31% increase in throughput. These
improvements are either due to completely avoiding sleeping using spinlocks, or due to
reducing the frequency of sleep/wake-up invocations using our new MUTEXEE scheme.
We conduct our analysis on two modern Intel platforms as they provide tools (i.e., RAPL
interface [111]) for accurately measuring the energy consumption of the processor. Still,
we believe that POLY holds on most modern multi-cores. On the one hand, without explicit
hardware support, busywaiting on anymulti-core exhibits similar behavior. On the other hand,

 implementations are alike regardless of the underlying platform, thus the overheads of
sleeping will always be signiﬁcant. However, should the hardware provide adequate tools for
ﬁne-grained energy optimizations in software, POLY might need to be revised. We discuss the
topic further in Section 5.7.
In summary, the main contributions of this chapter are:
• An extensive analysis of the energy efﬁciency of locks. The results of this analysis can be
used to optimize lock algorithms for energy efﬁciency.
• The POLY conjecture, stating that we can simply, yet effectively optimize lock-based
synchronization to improve the energy efﬁciency of software systems.
• Our lock libraries and benchmarks, available at: 
.
• MUTEXEE, an improved variant of pthread mutex lock. MUTEXEE delivers on average
28% higher energy efﬁciency than mutex on six modern systems.
It is worth noting that POLY might not seem surprising to a portion of the multi-core com-
munity. Yet, we believe it is important to clearly state POLY and quantify through a thorough
analysis the reasons why it is valid on current hardware. As we discuss in Section 5.7, our
results have important software and hardware ramiﬁcations.
The rest of the chapter is organized as follows. In Section 5.2, we describe our experimental
methodology. We provide some extended details regarding our target platforms in Section 5.3
and explore techniques for reducing the power of synchronization in Section 5.4. We analyze
in Section 5.5 the energy efﬁciency of locks and we use our results to improve various software
systems in Section 5.6. We conclude the chapter in Section 5.7.
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5.2 Methodology
Lock-Based Synchronization. As we describe in Chapter 2, locks ensure mutual exclusion;
only the holder of the lock can proceed with its execution. The remaining threads wait until
the holder releases the lock. This waiting is implemented with either sleeping (blocking), or
busy waiting (spinning) [172].
In this chapter, we analyze the energy-efﬁciency trade-offs between sleeping and spinning.
We use the pthread mutex lock (MUTEX) as our baseline sleeping lock and we consider various
spinlock algorithms (i.e., TAS, TTAS, TICKET, MCS, CLH) for representing busy waiting—see
Table 2.1 for a description of these algorithms.
Energy Efﬁciency of Software. Energy efﬁciency represents the amount of work pro-
duced for a ﬁxed amount of energy and can be deﬁned as throughput per power (TPP,
#operation/Joule). Higher TPP represents a more energy-efﬁcient execution. We use
the terms energy efﬁciency and TPP interchangeably. Alternatively, energy efﬁciency can
be deﬁned as the energy spent on a single operation, namely energy per operation (EPO,
Joule/operation). Note that TPP = 1/EPO.
Experimental Methodology. We prefer TPP over EPO because both throughput and TPP
are “higher-is-better” metrics. Recent Intel processors include the RAPL [111] interface for
accurately measuring energy consumption. RAPL provides counters for measuring the cores’,
package, and DRAM energy. We use these energy measurements to calculate average power.
Our microbenchmark results are the median of 11 repetitions of 10 seconds. When we vary the
number of threads, we ﬁrst use the cores within a socket, then the cores of the second socket,
and ﬁnally, the remaining (second, third, etc.) hardware threads of each core.
5.3 Power Consumption of Target Platforms
In this chapter, we use two modern Intel   platforms, namely Ivy and Ivy-desktop of Sec-
tion 2.1. We focus on these two platforms as they both offer hardware counters for accurately
measuring their energy consumption. For brevity, we only present the experimental results of
our Ivy server. Note that the results on Ivy-desktop are in accordance with the ones on Ivy. We
ﬁrst provide more details about our two target platforms and then estimate their maximum
power consumption.
Platforms. Ivy runs on frequencies scaling from 1.2 to 2.8 GHz due to DVFS and uses the
Linux kernel 3.13 and glibc 2.13. Ivy-desktop runs on frequencies scaling from 1.6 to 3.5 GHz
due to DVFS and runs the Linux kernel 3.2 and glibc 2.15. We disable Intel Turbo Boost [111].
5.3.1 Estimating Maximum Power Consumption
We estimate the maximum power that Ivy can consume, using a memory-intensive benchmark
that consists of threads sequentially accessing large chunks of memory from their local node.
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Figure 5.2 – Power-consumption breakdown on Ivy.
Figure 5.2 depicts the total power and the power of different components on Ivy, depending
on the number of active hardware contexts and the voltage-frequency (VF) setting.
Idle PowerConsumption. The 0-thread points represent the idle power consumption, which
accounts for the static power in cores and caches, and DRAM background power, and is the
power that is consumed when all cores are inactive.3 In both min and max frequency settings
the total idle power is 55.5 Watts as the VF setting only affects the active power.
Power of Active Cores. Activating the ﬁrst core of a socket is more expensive than activating
any subsequent due to the activation of the uncore package components. In particular, it
costs 6.4 and 13.6 Watts in package power on the min and max VF settings, respectively. The
second core costs 2.3 and 5.6 Watts. We perform more experiments (not shown in the graphs)
with data sets that ﬁt in L1, L2, and LLC. The results show that the package power is not vastly
reduced on any of these workloads, indicating that once a core is active, the core consumes a
certain amount of power that cannot be avoided.
Attribution of Power to Cores, Package, and Memory. Notice the breakdown of total power
to package/core4 and DRAM power. DRAM power has a smaller dynamic range than package
and core power. On the max VF setting, DRAM power ranges from 25 to 74 Watts, while the
range of package power is from 30 to 132 Watts, and core power from 4 up to 96 Watts.
Implications. The power consumption of Ivy ranges from 55 up to 206 Watts. Out of the
206 Watts, 74 Watts are spent on the DRAM memory. Locks are typically transferred within
the processor by the cache-coherence protocol, thus limiting the opportunities for reducing
power to package power (30-132 Watts). Additionally, once a core is active, the core draws
power, regardless of the type of work performed. Consequently, the opportunity for reducing
power consumption in software is relatively low and mostly has to do with (i) using fewer
cores, by, for example, putting threads to sleep, or (ii) reducing the frequency of a core.
3 Still, the OS brieﬂy enables a few cores during the measurements.
4 The package power includes the core power.
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5.4 Reducing Power Consumption in Synchronization
In this section, we evaluate the costs of busy waiting and sleeping, and examine different ways
of reducing them.
5.4.1 Power: The Price of Busy Waiting
We measure the total power consumption of the three main waiting techniques (i.e., sleeping,
global spinning, and local spinning—see Section 5.2) when all threads are waiting for a lock
that is never released. Figure 5.3 shows the power consumption and the cycles per instruction
(CPI). CPI represents the average number of CPU cycles that an instruction takes to execute.
CPI is typically used to show how efﬁciently does some software execute on hardware (Ivy is
able to deliver as low as 0.25 cycles per instruction).
Two main points stand out. First, in this extreme scenario, sleeping is very efﬁcient because
the waiting threads do not consume any CPU resources. In this benchmark, as nothing else
executes on the processor, the OS puts all cores to low-power states. Second, local spinning
consumes up to 3% more power than global spinning. This behavior is explained by the CPI
graph: Global spinning performs atomic operations on the shared memory address of the
lock, resulting in a very high CPI (up to 530 cycles). In local spinning, every thread executes
an L1 load each cycle, whereas, in global spinning, storing over coherence occurs once the
atomic operation is performed, each 530 cycles on average.
5.4.2 Reducing the Price of Busy Waiting
We reduce the power consumption of busy waiting in different ways: (i) we examine various
ways of pausing in spin-wait loops, (ii) we employ DVFS, and (iii) we use   	 to
“block” the waiting threads.
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Pausing Techniques. Busy waiting with local spinning is power hungry, because threads
execute with low CPI. Essentially, it is one of the rare cases in computing where the efﬁcient
execution of a piece of software on hardware is a problem. Hence, to reduce the power con-
sumption of busy waiting, we must increase the spin-loop’s CPI. We take several approaches
to this end (Figure 5.4).
Any instruction, that the out-of-order core can hide, cannot reduce the power of the spin
loop. For example, using the   instruction to add a “bubble” in the pipeline of the core
decreases CPI decreases from 0.33 to 0.25, followed by a slight increase in power consumption
compared to the empty loop (not show in the graph). According to Intel’s Software Developer’s
Manual [111], “Inserting a pause instruction in a spin-wait loop greatly reduces the processor’s
power consumption.” A  (local-pause) increases CPI to 4.6. However, not only does it
not “greatly reduce” power, but it even increases the power consumption by up to 4%. We
speculate that one of the reasons for this increase in power is that  gives a hint to the
core to prioritize the other hardware context.
In general, the reason behind the very low CPI of local spinning is the aggressive execution
mechanisms of modern processors that allow instructions to execute both speculatively and
out of the program order. This results in one out of three of the retired operations being a
memory load (the other two are a test and a conditional jump). Without appropriate pausing,
the spin loop retires one memory load per cycle.
A way to avoid the speculative execution of the load is to insert a full, or a load, memory barrier.
That way, the loads only execute once the previous load retires and the instructions that
depend on it, test and jump, are stalled as well. The results (local-mbar) show that the barrier
reduces the power consumption of local spinning to the point that becomes less expensive
than global spinning (global). Additionally, local-mbar consumes up to 7% less power than
local-pause. It is worth noting that local-mbar consumes less power than local-pause even for
low thread counts (e.g., 5% on 10 threads). In the rest of the chapter, we use a memory barrier
for pausing in spin loops.
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Dynamic Voltage and Frequency Scaling (DVFS). An intuitive way of lowering the power
consumption of an active core is to reduce the voltage-frequency (VF) point via DVFS (see
Section 5.3). Figure 5.5 shows that spinning on VF-min consumes up to 1.7x less power than
on the VF-max setting. Still, DVFS is currently impractical for dynamically reducing power in
busy waiting.
First, to trigger the VF change with DVFS, we need to write on a certain per-hardware context
ﬁle of the    directory (more details about DVFS can be found in [213]). Hence,
the VF-switch operation is slow: We measure that it takes 5300 cycles on Ivy. If DVFS is used
while busy waiting, this overhead will be on the critical path when the lock is acquired and the
thread must switch back to the maximum VF point.
Second, both hardware contexts of a physical core share the same VF setting—the higher of the
two. If a context lowers its VF setting, the action will have no effect unless the second context
has the same or lower VF setting. Consequently, using DVFS with SMT is tricky, and as the
DVFS-normal line shows, the power consumption drops only when both hardware contexts
lower their VF points.
Monitor/mwait. The 	

 	 [111] instructions allow a hardware context to block
and enter an implementation-dependent optimized state while waiting for a store event. In
detail, 	

 allows a thread to declare a memory range to monitor. The hardware thread
then uses 	 to enter an optimized state until a store is performed within the address
range. Essentially, 	 implements sleeping in hardware and can be used in spin-wait loops:
The hardware sleeps, yet the thread does not release its context.
These instructions require kernel privileges. We develop a virtual device and overload its
ﬁle_operations functions to allow a user program to declare and wait on an address, similar
to [9]. A thread can wake up others with a user-level store. However, threads pay the user-to-
kernel switch and system-call overheads for waiting.
Figure 5.5 includes the power of busy waiting with 	

 	. These instructions can
reduce power consumption over conventional spinning up to 1.5x. However, similarly to
DVFS, using 	

 	 has two shortcomings. First, 	

 	 can be only used
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in kernel space. The overloaded ﬁle operation takes roughly 700 cycles. The best case wake-up
latency from  , with just one core “sleeping,” is 1600 cycles. In comparison, “waking up” a
locally-spinning thread takes two cache-line transfers (i.e., 280 cycles). Second, programming
with  	  on Intel processors can be elaborate and limiting. The   instruction
blocks the hardware context until the thread is awaken. In oversubscribed environments (i.e.,
more threads than hardware contexts),  	  will likely exacerbate the “livelock”
issues of spinlocks (see Section 5.6). Blocked threads might occupy most hardware contexts,
thus preventing other threads from performing useful work.
Implications. Busy waiting drains a lot of power because cores execute at full speed. Neither
of the two platforms provides sufﬁcient tools for reducing power consumption in a system-
atic way. Pausing techniques, such as 
, can even increase the power of busy waiting.
Techniques that can signiﬁcantly reduce power, such as DVFS and  	 , are not
designed for user-space usage as they require expensive kernel operations. Hence, sleeping is
currently the only practical way of reducing the power consumption in locks.
5.4.3 Latency: The Price of Sleeping
In Linux, sleeping is implemented with  system calls. A -sleep call puts the thread
to sleep on a given memory address. A wake-up call awakes the ﬁrst N threads sleeping
on an address (N = 1 in locks). The  calls are protected by kernel locks. In particular, the
kernel holds a hash table (array) of locks and  operations calculate the particular lock to
use by hashing the address. Given that the array is large (approximately 256∗#cores locks),
the probability of false contention is low. However, operations on the same address (same
MUTEX) do contend on kernel level.
We use a microbenchmark where two threads run in lock-step execution (synchronized at
each round with barriers)—Figure 5.6. One thread makes -sleep calls, while the second
thread makes wake-up calls on the same , after waiting for some time. A -sleep
call (i.e., enqueuing behind the lock and descheduling the thread) takes around 2100 cycles
(estimated as the required delay between sleep and wake-up calls for the wake-up calls to
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almost always ﬁnd the other thread sleeping). This sleep latency is not necessarily on the
critical path: The thread sleeps because the lock is occupied. However, the latency to wake up
a thread and the one for the woken-up thread to be ready to execute are on the critical path.
Figure 5.6 contains the wake-up call and the turnaround latencies, depending on the delay
between the invocation of the sleep and the wake-up calls. The turnaround latency is the time
from the wake-up invocation until the woken-up thread is running.5
The turnaround time is at least 7000 cycles and is higher than the wake-up call latency. Apart
from the approximately 2700 cycles of the wake-up call, the woken-up thread requires at least
4000 more cycles before executing. Concretely, once the wake-up call ﬁnishes, the woken-up
thread pays the cost of idle-to-active switching and the cost of scheduling.6
Figure 5.6 further includes two interesting points. First, for low delays between the two calls,
the wake-up call is more expensive as it waits behind a kernel lock for the completion of
the sleep call. Second, when the delay between the calls is very large (>600K cycles), the
turnaround latency explodes, because the hardware context sleeps in a deeper idle state [135].
Finally, the results in Figure 5.6 use just two threads and thus represent the best-case latencies,
with minimal or no contention at the kernel level. With more threads, a wake-up invocation is
likely to contend with   sleep calls, all serialized using a single kernel lock.
Implications.   operations have high latencies and consume energy, as a non-negligible
number of instructions are executed. Handing over a lock with a  wake-up call requires
at least 7000 cycles. Even on rather lengthy critical sections (e.g., 10000 cycles), this latency
is prohibitive; it almost doubles the execution time of the critical section. In this case, the
energy beneﬁts of sleeping will not easily compensate the performance losses. In short critical
sections, invoking   calls will have detrimental effects on performance.
5.4.4 Reducing the Price of Sleeping
Sleeping can save energy on long waiting duration. We estimate when sleeping reduces power
consumption with two threads:
Period between wake-up calls (cycles) 1024 2048 4096 8192
Power (Watts) 72.03 69.18 68.75 68.02
The ﬁrst thread sleeps on a location, while the second periodically wakes up the ﬁrst thread.
We vary the period between the wake-up invocations, which essentially represents the critical-
section duration in locks. The results conﬁrm that if a thread is woken up more frequently than
the  -sleep latency, power consumption is not reduced. The thread goes to sleep only to
be immediately woken up by a concurrent wake-up call. When these “sleep misses” happen,
we lose performance without any power reduction. Once the delay becomes larger than the
sleep latency (i.e., approximately 2100 cycles on Ivy), we start observing power reductions.
5 The wake-up call latency is directly measured in our microbenchmark, while the turnaround time is estimated
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Figure 5.7 – Power consumption and communication throughput of sleeping, spinning, and
spin-then-sleep for various T s.8
Reducing Fairness. We show two problems with  -based sleeping: (i) high turnaround
latencies, and (ii) frequent sleeps and wake ups do not reduce power. To ﬁx both problems
simultaneously, we recognize the following trade-off: We can let some threads sleep for long
periods, while the rest coordinate with busy waiting. If the communication is mostly done via
busy waiting, we almost remove the  wake-up calls from the critical path. Additionally,
we let threads sleep for long periods, a requirement for reducing power consumption.
This optimization comes at the expense of fairness. The longer a thread sleeps while some
others progress, the more unfair the lock becomes. We experiment with the extreme case
where only two threads communicate via busy waiting, while the rest sleep. Each active thread
has a “quota” T of busy-waiting repetitions, after which it wakes up another thread to take its
turn. Figure 5.7 shows the power and the communication rate (similar to a lock handover) of
sleeping, busy waiting, and spin-then-sleep (ss-T ) with various T s on a single  . T is the
ratio of busy-waiting over   handovers.
Figure 5.7 clearly shows that the more unfair an execution—large T s, the better the energy
efﬁciency. First, larger T s result in lower power, because the sleep and wake-up   calls
become infrequent, hence sleeping threads sleep for a long duration. For example, on 10
threads with T = 1000, threads sleep for about 2M cycles. In comparison, with only sleeping,
the sleep duration is less than 90000 cycles. Second, spin handovers face minimal contention,
as only two threads attempt to “acquire” the cache line. Consequently, becausemost handovers
(99.9%) happen with spinning, the latency is very low, resulting in high throughput.
Implications. Frequent   calls will hurt the energy efﬁciency of a lock. A way around
this problem is to reduce lock fairness in the face of high contention, by letting only a few
threads use the lock as a spinlock, while the remaining threads are asleep.
as the duration of the sleep call, reduced by the delay between the sleep and wake-up calls.
6 When the core is active due to multiprogramming, the turnaround latency only includes the scheduling delays.
8 The performance collapse of spin is due to contention, while of ss-10 and ss-100 due to the high idle-to-active
switching costs (see Figure 5.6).
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5.5 Energy Efﬁciency of Locks
We evaluate the behavior of various locks in terms of energy efﬁciency and throughput, relying
on the results of Section 5.4. We ﬁrst introduce MUTEXEE, an optimized version of MUTEX.
5.5.1 MUTEXEE: An Optimized MUTEX Lock
In Section 5.4, we analyze the overhead of   calls. Additionally, we show how we can trade
fairness for energy efﬁciency. MUTEX does not explicitly take these trade-offs into account,
although it is an unfair lock.
In particular, MUTEX by default attempts to acquire the lock once before employing  .
MUTEX can be conﬁgured (with the 	


 initialization attribute) to
perform up to 100 acquire attempts before sleeping with  .9 Still, threads spin up to a few
hundred cycles on the lock before sleeping with   (the exact duration depends on the
contention on the cache line of the lock). This behavior can result in very poor performance
for critical sections of up to 4000 cycles. In brief, threads are put to sleep, although the queuing
time behind the lock is less than the  -sleep latency. Additionally, to release a lock,
MUTEX ﬁrst sets the lock to “free” in user space and then wakes up one sleeping thread (if any).
However, a third concurrent thread can acquire the lock before the newly awaken thread Taw
is ready to execute. Taw will then ﬁnd the lock occupied and sleep again, thus wasting energy,
creating unnecessary contention, and breaking lock fairness.
To ﬁx these two shortcomings, we design an optimized version of MUTEX, called MUTEXEE.
Table 5.1 details how MUTEXEE differs from the traditional MUTEX. The “wait in user space”
step of unlock requires further explanation. MUTEXEE, after releasing the lock in user space,
but before invoking  , waits for a short period to detect whether the lock is acquired by
another thread in user space. In such case, the unlock operation returns without invoking
 . The waiting duration must be proportional to the maximum coherence latency of the
processor (e.g., 384 cycles on Ivy).
9 For brevity, in our graphs we show the default MUTEX conﬁguration (i.e., without
 	
  ). We choose the default MUTEX version because: (i) it is the default in
our systems (Section 5.6), and (ii) we thoroughly compare the two versions and conclude that for most
conﬁgurations MUTEX is slightly faster without the adaptive attribute.
MUTEX MUTEXEE
lo
ck
for up to ∼ 1000 cycles for up to ∼ 8000 cycles
spin with   spin with 	
if still busy, sleep with 

u
n
lo
ck release in user space (		  )
wait in user space
wake up a thread with 

Table 5.1 – Differences between MUTEX and MUTEXEE.
67
Chapter 5. An Energy Efﬁciency Analysis of Locking on Multi-Cores
Moreover, MUTEXEE operates in one of two modes: (i) spin, with ∼ 8000 cycles of spinning
in the lock function and ∼ 384 in unlock, and (ii) mutex, with ∼ 256 cycles in lock and ∼ 128
in unlock (used to avoid useless spinning). MUTEXEE keeps track of statistics regarding how
many handovers occur with busy waiting and with  . Based on those statistics, MUTEXEE
periodically decides on which mode to operate in: If the  -to-busy-waiting handovers
ratio is high (>30%), MUTEXEE uses mutex, otherwise it remains in spin mode.
Our design sensitivity analysis for MUTEXEE (not shown in the graphs) highlights three main
points. First, spinning for more than 4000 cycles is crucial for throughput: MUTEXEE with
500 cycles spin behaves similarly to MUTEX. Second, the “wait in user space” functionality
is crucial for power consumption (and improves throughput): If we remove it, MUTEXEE
consumes similar power to MUTEX. Finally, the spin and mutex modes of MUTEXEE can save
power on lengthy critical sections.
Fine-Tuning MUTEXEE. The default conﬁguration parameters of MUTEXEE should be suitable
for most  processors. Still, these parameters are based on the latencies of the various events
that happen in a  -based lock, such as the latency of sleeping or waking up. Accordingly,
in order to allow developers to ﬁne-tune MUTEXEE for a platform, we provide a script which
runs the necessary microbenchmarks and reports the conﬁguration parameters that can be
used for that platform.
Comparing MUTEXEE to MUTEX. Figure 5.8 depicts the ratios of throughput and energy
efﬁciency of MUTEXEE over MUTEX on various conﬁgurations on a single lock. MUTEXEE indeed
ﬁxes the problematic behavior of MUTEX for critical sections of up to 4000 cycles. While
MUTEX continuously puts threads to sleep and wakes them up shortly after, MUTEXEE lets the
threads sleep for larger periods and keeps most lock handovers   free. Of course, the
latter behavior of MUTEXEE results in lower fairness as shown in Figure 5.9. Up to 4000 cycles,
MUTEXEE achieves much lower 95th percentile latencies than MUTEX, because most lock
handovers are fast with busy waiting. However, the price of this behavior is a few extremely
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Figure 5.8 – Throughput and TPP ratios of MUTEXEE over MUTEX on various conﬁgurations
with a single lock.
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Figure 5.9 – 95/99.99th percentile latency of a MUTEX and a MUTEXEE on various conﬁgurations.
high latencies as shown in the 99.99th percentile graph. These values are caused by the long-
sleeping threads and represent the trade-off between lock fairness and energy efﬁciency. As
the critical section size increases, the behavior of the two locks converges: Both locks are
highly unfair as they allow very high tail latencies (the main reason for this unfairness is that,
as we show in Figure 5.6, waking up with   takes a lot of time, hence the just woken up
threads ﬁnd the lock occupied by another thread that acquired the lock in the meantime).
Reducing MUTEXEE’s Tail Latencies. MUTEXEE purposefully reduces the number of  
invocations by handing the lock over in user space whenever possible. Therefore, it might
let some threads sleep while the rest keep the lock busy, resulting in high tail latencies. A
straightforward way to limit these tail latencies, so that threads are not allowed to remain
“indeﬁnitely” asleep, is to use a timeout for the   sleep call. Once a thread is woken up
due to a timeout, the thread spins until it acquires the lock, without the possibility to sleep
again. Of course, one can design more elaborate variants of this protocol. Controlling this
timeout essentially controls the maximum latency of the lock (given that the sleep duration is
signiﬁcantly larger than the critical sections protected by that lock).
Figure 5.10 depicts the relative performance of MUTEXEE without over with timeouts for a
single lock with 2000 cycles critical sections. For an 8 μs timeout, MUTEXEE delivers up to 14x
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69
Chapter 5. An Energy Efﬁciency Analysis of Locking on Multi-Cores
lower throughput and 24x lower TPP thanwithout timeouts. Threads are continuously sleeping
and waking up with   calls, thus signiﬁcantly reducing throughput and increasing power
consumption compared to MUTEXEE. In general, for timeouts shorter than 16-32 ms, both
throughput and TPP suffer, representing the clear trade-off between fairness and performance.
For example, with 20 threads, MUTEXEE with a 4 ms timeout compares to the rest as follows:
Lock Throughput TPP Max Latency
Kacq/s Kacq/Joule Mcycles
MUTEX 317 4.0 2.0
MUTEXEE 855 10.9 206.5
MUTEXEE timeout 474 6.5 12.0
Depending on the application, the developer can decide whether to use timeouts and choose
the timeout duration for MUTEXEE. For brevity, in the rest of the chapter, we use MUTEXEE
without timeouts. As we show in Section 5.6, we do not observe signiﬁcant tail-latency
increases due to MUTEXEE in real systems.
5.5.2 Evaluating Lock Algorithms
We evaluate various lock algorithms under different contention levels in terms of throughput
and energy efﬁciency (TPP).
Uncontested Locking. As we have mentioned again earlier, it is common in systems that
a lock is mostly used by a single thread and both the acquire and the release operations
are almost always uncontested. Table 5.2 includes the throughput (Macq/s) and the TPP
(Kacq/Joule) of various lock algorithms when a thread continuously acquires and releases a
single lock. We use short critical sections of 100 cycles.
The trends in throughput and TPP are identical as there is no contention. The locks perform
inversely to their complexity. The simple spinlocks (TAS, TTAS, and TICKET) acquire and release
the lock with just a few instructions. MUTEX performs several sanity checks and also has
to handle the case of some threads sleeping when a lock is released. MUTEXEE is also more
complex than simple spinlocks due to its periodic adaptation. The queue-based lock, MCS, is
even more complex, because threads must ﬁnd and access per-thread queue nodes.
MUTEX TAS TTAS TICKET MCS MUTEXEE
Throughput 11.88 16.88 16.98 16.97 12.04 13.32
TPP 174.31 248.14 249.41 249.24 176.72 195.48
Table 5.2 – Single-threaded lock throughput and TPP.
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Contention – Single (Global) Lock. We experiment with a single lock accessed by a varying
number of threads. This experiment captures the behavior of highly-contended coarse-grained
locks. We use a ﬁxed critical section of 1000 cycles.
Figure 5.11 contains the throughput and the TPP results. On 40 threads, MUTEX delivers 73%
lower TPP than TICKET: 63% less throughput and 5.8% more power. The throughput difference
is due to (i) the global spinning of MUTEX, and (ii) the   calls, even if they are infrequent.
The power consumption difference is mainly because of the pausing technique. MUTEX spins
with , while TICKET uses a memory barrier. With  instead of a barrier, TICKET
consumes 4 Watts more.
Moreover, MUTEXEE maintains the contention levels and the frequency of   calls low,
regardless of the number of threads. This results in stable throughput and TPP because neither
contention, nor the number of active hardware contexts increases with the number of threads.
This behavior comes at the expense of high tail latency: On 40 threads, MUTEXEE has an 80x
higher 99.9th percentile latency than MUTEX.
Regarding spinlocks, TAS is the worst in this workload. This behavior is due to the stress on
the lock, which makes the release of TAS very expensive. Moreover, for up to 40 threads, the
queue-based lock (MCS) delivers the best throughput and TPP. Queue-based locks are designed
to avoid the burst of requests on a single cache line when the lock is released. On more than
40 threads, fairness shows its teeth. As Ivy has 40 hardware threads, there is oversubscription
of threads to cores. TICKET and MCS, the two fair locks, suffer the most: If the thread that is the
next to acquire the lock is not scheduled, the lock remains free until that thread is scheduled.
Finally, throughput and TPP are directly correlated: The higher the throughput, the higher the
energy efﬁciency. Still, MUTEXEE delivers higher TPP by achieving both better throughput and
lower power than the rest.
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Figure 5.12 – Correlation of throughput with energy efﬁciency on various contention levels.
Variable Contention. Figure 5.12 plots the correlation of throughput with TPP on a diverse
set of conﬁgurations. We vary the number of threads from 1 to 16, the size of critical section
from 0 to 8000 cycles, and the number of locks from 1 to 512. At every iteration within a
conﬁguration, each thread selects one of the locks at random. The results are normalized to
the overall maximum throughput and TPP, respectively.
Most data points fall on, or very close to, the linear line. In other words, most executions
have almost one-to-one correlation of throughput with TPP. The bottom-left cluster of values
represents highly-contended points. On high contention, there is a trend below the linear
line, which represents executions where throughput is relatively higher compared to energy
efﬁciency. These results are expected, as on very high contention sleeping can save power
compared to busy waiting, but still, busy waiting might result in higher throughput.
If we zoom into the per-conﬁguration best throughput and TPP, the correlation of the two is
even more profound. On 85% of the 2084 conﬁgurations, the lock with the best throughput
achieves the best energy efﬁciency as well. On the remaining 15%, the highest throughput is
on average 8% better than the throughput of the highest TPP lock, while the highest TPP is 5%
better than the TPP of the highest throughput lock.
Finally, MUTEXEE delivers much higher throughput and TPP than MUTEX; on average, 25% and
32% higher throughput and TPP, respectively. MUTEX is better than MUTEXEE in just 4% of the
conﬁgurations (by 9% on average, both in terms of throughput and TPP).
5.5.3 Implications
The POLY conjecture states that energy efﬁciency and throughput go hand in hand in locks.
Our evaluation of POLY with six state-of-the-art locks on various contention levels shows
that, with a few exceptions, POLY is indeed valid. The exceptions to POLY are high contention
scenarios, where sleeping is able to reduce power, but still results in slightly lower throughput
than busy waiting on the contended locks.
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For low contention levels, energy efﬁciency depends only on throughput, as there are no
opportunities for saving energy. In these scenarios, even infrequent   calls reduce both
throughput and energy efﬁciency.
For high contention, sleeping can reduce power consumption. However, the frequent  
calls of MUTEX hinder the potential energy-efﬁciency beneﬁts due to throughput degradation.
MUTEXEE is able to reduce the frequency of   calls either by avoiding the ones that are
purposeless, or by reducing fairness. MUTEXEE achieves both higher throughput and lower
power than spinlocks or MUTEX for high contention levels.
Our POLY conjecture also highlights that the energy efﬁciency of lock-based synchronization
is largely dictated by the underlying multi-core hardware. First, the main reason behind POLY
is that hardware does not provide adequate tools for reducing the power consumption of
busy waiting without destroying throughput. Second, as energy efﬁciency mostly depends on
throughput, our results of Chapter 4 directly apply for the energy efﬁciency of (lock-based)
synchronization as well.
5.6 Energy Efﬁciency of Lock-Based Systems
In this section, we modify the locks of various concurrent systems to improve their energy
efﬁciency. We choose the set of systems so that they use the pthread library in diverse ways,
such as using mutexes or reader-writer locks, building on top of mutexes, or relying on
conditionals. Note that we do not modify anything else other than the pthread locks and
conditionals in these systems.
Table 5.3 contains the description and the different conﬁgurations of the six systems that we
evaluate. All benchmarks use a dataset size of approximately 10 GB (in memory), except for
the MySQL SSD conﬁguration that uses 100 GB. We set the number of threads for each system
according to its throughput scalability.
5.6.1 Results
Figures 5.13 and 5.14 show the throughput and the energy efﬁciency (TPP) of the target systems
with different locks. For brevity, we show results with MUTEX, TICKET, and MUTEXEE. The
remaining local-spinning locks are similar to TICKET (TAS is less efﬁcient—see Section 5.5).
Throughput and Energy Efﬁciency. In 16 out of the 17 experiments, avoiding the overheads
of MUTEX improves energy efﬁciency from 2% to 184%. On average, changing MUTEX for either
TICKET or MUTEXEE improves throughput by 31% and TPP by 33%. The results include three
distinct trends.
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HamsterDB [191]
An embedded key-value store. We run three tests with random reads and writes, varying
the read-to-write ratio from 10% (WT), 50% (WT/RD), to 90% (RD).
Version: 2.1.7
# Threads: 4
Kyoto [124]
An embedded NoSQL store. We stress Kyoto with a mix of operations for three database
versions (CACHE, HT DB, B-TREE).
Version: 1.2.76
# Threads: 4
Memcached [70] An in-memory cache. We evaluate Memcached using a Twitter-like workload [133]. We
vary the get-to-set ratio from 10% (WT), 50% (WT/RD), to 90% (RD). The server and the
clients run on separate sockets.
Version: 1.4.22
# Threads: 8
MySQL [168] An RDBMS. We use Facebook’s LinkBench and tuning guidelines [63] for an in-memory
(MEM) and an SSD-drive (SSD) conﬁgurations.Version: 5.6.19
RocksDB [64] A persistent embedded store. We use the benchmark suite and guidelines of Facebook
for an in-memory conﬁguration [65]. We run 3 tests with random reads and writes,
varying the read-to-write ratio from 10% (WT), 50% (WT/RD), to 90% (RD).
Version: 3.3.0
# Threads: 12
SQLite [204] A relational DB engine. We use TPC-C with 100 warehouses varying the number of
concurrent connections (i.e., 8, 32, and 64).Version: 3.8.5
Table 5.3 – Software systems and conﬁgurations.
First, in some systems/conﬁgurations (i.e., Memcached and HamsterDB) sleeping can “kill”
throughput. For instance, on the SET workload on Memcached, MUTEXEE allows for a few
sleep invocations, resulting in lower throughput than TICKET.
Second, in some systems/conﬁgurations (i.e., MySQL andRocksDB) MUTEX is less of a problem.
Both of these systems build more complex synchronization patterns on top of MUTEX. MySQL
handles most low-level synchronization with custom-designed locks. Similarly, RocksDB em-
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ploys awrite queuewhere threads enqueue their operations (i.e., a combiner-based approach—
see Chapter 3) and mostly relies on a conditional variable. Therefore, altering MUTEX with
another algorithm does not make a big difference.
Finally, in MySQL and SQLite sleeping is necessary. Both these systems oversubscribe threads
to cores, thus spinlocks, such as TICKET, result in very low throughput. A spinning thread can
occupy the context of a thread that could do useful work. Additionally, on the SSD, TICKET
consumes 40% more power than the other two, as it keeps all cores active. The fairness of
TICKET exacerbates the problems of busy waiting in the presence of thread oversubscription:
TTAS (not shown in the graph) has roughly 6x higher throughput than TICKET, but it is still
much slower than MUTEX and MUTEXEE.
Overall, in ﬁve out of the six systems, the energy-efﬁciency improvements are mostly driven
by the increased throughput. SQLite is the only system where the lock plays a signiﬁcant role
in terms of both throughput and power consumption. With MUTEXEE, SQLite consumes 15%
and 18% less power than with MUTEX with 32 and 64 connections, respectively.
Tail Latency. MUTEXEE can become more unfair than MUTEX (see Section 5.5). Figure 5.15
includes the QoS of four systems in terms of tail latency. For most conﬁgurations, the results
are intuitive: Better throughput comes with a lower tail latency. However, there are a few
conﬁgurations that are worth analyzing.
First, MUTEXEE’s unfairness appears in the RD conﬁguration of HamsterDB, resulting in almost
20x higher tail latency than MUTEX, but also in 46% higher TPP. Second, TICKET has high tail
latencies on all oversubscribed executions as a result of low performance.
Finally, MUTEXEE on SQLite achieves better throughput and lower power than MUTEX, without
increasing tail latencies. TPC-C transactions on SQLite have latencies in the scale of tens
of ms. Each transaction consists of multiple accesses to shared data protected by various
locks. MUTEXEE does indeed increase the tail latency of individual locks, but these latencies
are in the scale of hundreds of μs and do not appear in the transaction latencies. However,
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this low-level unfairness brings huge contention reductions. For instance, on 64 CON, the
SQLite server with MUTEX puts threads to sleep for 472 μs on average, compared to 913 μs
with MUTEXEE. The result is that with MUTEX, SQLite spends more than 40% of the CPU time
on the    	
 function of the kernel due to contention on   calls. In contrast,
MUTEXEE spends just 4% of the time on kernel locks, and 21% on the user-space lock functions.
Implications. Changing MUTEX in six modern systems results in 33% higher energy efﬁ-
ciency, driven by a 31% increase in throughput on average. Clearly, the POLY conjecture (i.e.,
throughput and energy efﬁciency go hand in hand in locks) holds in software systems and
implies that we can continue business as usual: To optimize a system for energy efﬁciency, we
can still optimize the system’s locks for throughput.
Additionally, we show that MUTEX locks must be redesigned to take the latency overheads of
  calls into account. MUTEXEE, our optimized implementation of MUTEX, achieves 26%
higher throughput and 28% better energy efﬁciency than MUTEX. Furthermore, the unfairness
of MUTEXEE might not be a major issue in real systems: MUTEXEE can lead to high tail latencies
only under extreme contention scenarios, that must be avoided in well engineered systems.
In conclusion, we see that optimizing lock-based synchronization is a good candidate for
improving the energy efﬁciency of real systems. We can modify the locks with minimal effort,
without affecting the behavior of other system components, and, more importantly, without
degrading throughput.
5.7 Conclusions
In this chapter, we thoroughly analyzed the energy/performance trade-offs in lock-based
synchronization in order to improve the energy efﬁciency of systems. Our results support the
POLY conjecture: Energy efﬁciency and throughput go hand in hand in lock algorithms. POLY
has important software and hardware ramiﬁcations.
For software, POLY conveys the ability to improve the energy efﬁciency of systems in an simple
and systematic way, without hindering throughput. We indeed improved the energy efﬁciency
of six popular software systems by 33% on average, driven by a 31% increase in throughput,
These improvements are mainly due to MUTEXEE, our redesigned version of pthread mutex
lock, that builds on the results of our analysis.
We considered the energy-efﬁciency trade-offs of lock-based synchronization. Nevertheless,
most of our results directly or indirectly apply to other forms of synchronization. In particular,
any type of waiting can be either implemented with sleeping (via  , signals, interprocess
interrupts, etc.) or busy waiting. For instance, thread barriers, conditional variables, and
reader-writer locks essentially offer the same trade-offs as mutually exclusive locks. Similarly,
lock-free synchronization frequently resolves to backoff techniques, which again falls under
the same performance/energy trade-off described in this chapter.
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For hardware, POLY highlights the lack of adequate tools for reducing the power consumption
of synchronization, without signiﬁcantly degrading throughput. We performed our analysis
on two modern Intel platforms that are representative of a large portion of the processors used
nowadays. We argue that our results apply in most multi-core processors, because without
explicit hardware support for synchronization, the power behavior of both busy waiting and
sleeping will be similar regardless of the underlying hardware.
Overall, similarly to Chapter 4, we conclude that multi-core hardware largely dictates the
energy efﬁciency of (lock-based) synchronization. Current hardware only enables developers
to optimize the throughput of synchronization: As we showed, any effort to reduce power con-
sumption is either futile or signiﬁcantly degrades throughput. Consequently, hardware (i) does
not allow for power-related optimizations, and (ii) dictates the scalability of synchronization
in terms of throughput and latency (per Chapter 4).
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Part III
Scaling Synchronization
In Part II, we empirically showed that scalability of synchronization, in terms of
throughput, latency, and energy, is mainly dictated by the underlying hardware. This
ﬁnding entails that the performance portability of concurrent software across plat-
forms is signiﬁcantly hampered by synchronization: Software developers have to
ﬁne-tune synchronization for the speciﬁcs of the underlying multi-core. In this part,
we show that it is still feasible to design portable and scalable concurrent software by
hiding the intricacies of multi-cores behind design patterns and abstractions.

6 Designing Concurrent Data Structures
with OPTIK1
An effective approach to abstracting synchronization away from software developers is to
encapsulate data sharing with concurrent data structures. Designing and implementing fast,
scalable, and portable concurrent data structures is far from trivial. This chapter introduces
OPTIK, a new practical design pattern for designing and implementing portable and scalable
concurrent data structures. OPTIK relies on the commonly-used technique of version numbers
for detecting conﬂicting concurrent operations. We illustrate the power of our OPTIK pattern
and its implementation by introducing ﬁve new algorithms and by optimizing four state-of-
the-art algorithms for linked lists, skip lists, hash tables, and queues. Our results show that
concurrent data structures built using OPTIK are more scalable than the state of the art.
6.1 Introduction
Building concurrent data structures (CDSs) in a pessimistic manner is easy, but typically does
not lead to good performance. For example, one can design a linked list protected by a global
lock in a few minutes, but inevitably, this list will be non-scalable. Accordingly, optimistic
concurrency is deployed in every state-of-the-art data structure algorithm (e.g., lists [93, 105],
hash tables [151, 196], trees [30, 161], queues [153, 159]). With optimistic concurrency, op-
erations perform some non-synchronized work, before employing synchronization (i) for
validating this optimistic work, and (ii) for possibly modifying the data structure. Perform-
ing non-synchronized work allows concurrent threads to execute truly in parallel (modern
hardware is very good at executing read-only code).
Nevertheless, optimistic concurrency additionally introduces the need for validating the non-
synchronized parts of the operation in order to detect conﬂicting concurrent operations.
Validating this optimistic work is far from being trivial. Every new scalable CDS algorithm
introduces a new neat technique for efﬁciently handling validation. Concrete examples are
1 Appeared in: (i) Tudor David, Rachid Guerraoui, and Vasileios Trigonakis. “Asynchronized concurrency: The
secret to scaling concurrent search data structures.” ASPLOS 2015, (ii) Rachid Guerraoui, and Vasileios Trigonakis.
“Optimistic concurrency with OPTIK.” PPoPP 2016.
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Figure 6.1 – The OPTIK pattern (high-level view).
the linked list by Tim Harris [93] that marks the least signiﬁcant bit of a pointer to indicate
deletions, as well as the binary search tree by Natarajan et al. [161] that marks edges instead of
nodes to minimize the number of stores. These techniques are great, but are very speciﬁc to
the corresponding data structure and are thus hardly generalizable to other structures.
We begin this chapter by showcasing the complexities of designing lock-based and lock-free
optimistic concurrent data structures. In detail, we use the results of Chapter 4 and the ideas
that we develop for asynchronized concurrency [51] to design CLHT, a concurrent hash table
that places each hash-table bucket on a single cache line and performs in-place updates so
that operations complete with at most one cache-line transfer. CLHT outperforms state-of-
the-art hash tables in virtually every scenario. CLHT showcases that (i) we can use the results
of Part II of this thesis to design scalable synchronization, and (ii) that ad-hoc validation in
optimistic concurrency is indeed a very difﬁcult problem.
Ideally, general-purpose design patterns could assist developers in creating efﬁcient CDSs.
Design patterns are commonplace in software engineering as they allow for easy and efﬁcient
solutions to recurring problems. In concurrent programming, commonly-used software
constructs such as locks, semaphores, monitors, and thread pools can be viewed as design
patterns. However, these patterns are very low level. Higher-level patterns are required
for systematically designing and implementing efﬁcient CDSs. Of course, as we discuss in
Chapter 3, there are various techniques for simplifying the design of optimistic CDSs that could
be viewed as high-level design patterns. However, all existing patterns trade programming
simplicity off for performance.
In this chapter, we introduce OPTIK,2 a new pattern for devising and implementing fast and
scalable concurrent data structures. OPTIK relies on version numbers for detecting concur-
rency. A version number is coupled with a lock that protects a set of data (e.g., one list node).
The version number has the same granularity as the lock, thus we can devise both coarse-
and ﬁne-grained algorithms with OPTIK. An optimistic operation, such as an insertion in a
hash-table bucket, uses the version number in the following steps (Figure 6.1): (i) it locally
stores the current value of the version in order to later use it for validation, (ii) it performs some
optimistic, non-synchronized work, (iii) it grabs the corresponding lock, (iv) it validates that
the version number has not changed, (v-a) if validation fails, it releases the lock and restarts
2 The name OPTIK stands for “optimistic concurrency with ticket locks,” as our ﬁrst implementation of OPTIK locks
builds on top of ticket locks [50, 51].
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Figure 6.2 – The OPTIK pattern implemented with OPTIK locks.
the operation, otherwise (v-b) it performs the critical-section work, and then (vi) it increments
the version number to indicate to other threads that the protected data has been modiﬁed,
and ﬁnally, (vii) it releases the lock.
Intuitively, the validation in step (v) can fail because the version number has been incremented
between steps (i) and (iii). This alteration indicates that a concurrent thread completed a
modiﬁcation on the protected data, rendering the optimistically accessed data inconsistent.
Naturally, the reader might wonder about (a) the genuineness of OPTIK, and (b) why it has
not been recognized in the past as a pattern for designing CDSs. Version numbers have been
extensively used in databases [123], STMs [47, 55], and distributed systems [4, 59]. However,
we are the ﬁrst to recognize that the underlying idea can be expressed in a general way that
offers a fast technique for detecting concurrency in CDSs. We argue that the main reason why
the OPTIK pattern has not appeared in the past is the lack of an efﬁcient implementation.
Consider the steps taken in Figure 6.1. To detect concurrency with versions, we must include
the “overhead steps” (i), (iv), and (vi). To make things even worse, if validation in step (iv) fails,
the thread has acquired the lock, possibly after contending for it, just to fail the validation and
restart. To the best of our knowledge, most existing state-of-the-art lock-based algorithms,
such as the linked-list by Heller et al. [97] and the skip list by Herlihy et al. [105], include
exclusively the overhead for step (iv), namely for validating that the optimistic results are still
consistent. Consequently, implementing the OPTIK pattern as described above, would not
only include the same overheads as existing algorithms, but also the ones for keeping track of
and incrementing the version numbers.
We solve the aforementioned limitations of the OPTIK pattern by introducing the OPTIK-lock ab-
straction that merges locking with validation. OPTIK locks rely on the simple observation that
existing lock algorithms, such as ticket locks, employ version numbers in their implementation.
Accordingly, we design the OPTIK-lock abstraction that offers an extended interface to tradi-
tional locks. In particular, OPTIK locks offer the
function that acquires the lock iff (a) the is free, and (b) the current version in the
is the same as the version. We concretely implement the OPTIK-lock abstraction on
top of ticket and versioned locks. As the unlock function of ticket locks simply increments the
version, we can also merge unlocking with incrementing the version number.
Accordingly, as we show in this chapter, we can efﬁciently implement the OPTIK pattern using
OPTIK locks (Figure 6.2). The resulting implementation guarantees that if the lock is acquired,
83
Chapter 6. Designing Concurrent Data Structures with OPTIK
then the critical section will be performed. Therefore, we are able to reduce contention behind
the lock and to avoid the wasted work of waiting for the lock only to fail the validation. Locking
and validation are performed with a single compare-and-swap. In a sense, OPTIK locks bring
lock-based algorithms closer to their lock-free counterparts, where validation and the actual
modiﬁcations are performed in single steps with atomic operations.
We illustrate the effectiveness of OPTIK by (a) designing new algorithms and by (b) optimizing
existing state-of-the-art ones for linked lists, hash tables, skip lists, and queues. In particular,
we design two new linked list algorithms, one based on global and one on ﬁne-grained locks,
and we introduce the concept of node caching for speeding up list traversals. Based on these
lists, we design two corresponding hash tables. Additionally, we design a new concurrent
array map and use it in a hash table, and we employ OPTIK locks in optimizing existing
hash tables. Furthermore, we use OPTIK locks to simplify validation in the optimistic skip-
list algorithm [105] and we design a novel, simple skip-list algorithm based on the OPTIK
pattern. Finally, we design three variants of the classic Michael-Scott queues [153] and we
also introduce the concept of victim queues for reducing enqueue contention. Our OPTIK-lock
library, together with the data structures we design and optimize with OPTIK are available at
 	
 	.
The main contributions of this chapter are as follows:
• We identify the OPTIK design pattern that can be used to easily design and optimize
concurrent data structures.
• We introduce OPTIK locks that offer an efﬁcient implementation of the OPTIK pattern.
• We design six new highly-efﬁcient data-structure algorithms (CLHT and ﬁve based on
OPTIK) and optimize four existing state-of-the-art algorithms.
We focus in this chapter on using OPTIK in CDSs. Nevertheless, we could imagine using OPTIK,
instead of the classic lock interface, wherever a lock can be used. The only requirement is
that the critical section must include a read-only preﬁx that can be optimistically performed
before acquiring and validating the OPTIK lock. Of course, we do not claim that OPTIK is a silver
bullet for all concurrency problems, but rather that it is an efﬁcient design pattern for various
use cases. For example, OPTIK locks are not very suitable for protecting large chunks of data
that can be independently updated (e.g., the next pointers of a node of a large skip list). In
these cases, OPTIK can lead to false validation failures due to updates on unrelated data (e.g.,
Section 6.5.3). Additionally, an OPTIK lock comprises a single memory location, thus, as every
lock algorithm, it can become a scalability bottleneck if heavily stressed (e.g., Section 6.5.5).
The rest of the chapter is organized as follows. In Section 6.2, we introduce a new concurrent
hash table and illustrate the difﬁculties correlated to optimistic concurrency in data structures.
We describe the OPTIK pattern/lock and use them in two concrete examples in Sections 6.3
and 6.4, respectively. We then illustrate how to use OPTIK in designing and optimizing various
CDSs in Section 6.5. We conclude the chapter in Section 6.6.
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6.2 Optimistic Concurrency in Cache-Line Hash Table (CLHT)
In Part II, we clearly show that scalability of synchronization is impacted by the underlying
hardware. This result raises the immediate question of how can we design portably scalable
concurrent software. Asynchronized concurrency (ASCY) [51] answers this question for con-
current search data structures (CSDSs), such as lists and hash tables. ASCY comprises four
guidelines on how to design CSDSs that are portably scalable (i.e., scale across workloads,
performance metrics, and hardware platforms). The four ASCY guidelines are as follows:
ASCY1: The search operation should not involve any waiting, retries, or stores.
ASCY2: The parse phase of an update operation3 should not perform any stores other than
for cleaning-up purposes and should not involve any waiting, or retries.
ASCY3: An update operation whose parse is unsuccessful (i.e., the element not found in
case of a removal, the element already present in case of an insertion) should not perform
any stores, besides those used for cleaning-up in the parse phase.
ASCY4: The number and region of memory stores in a successful update should be close to
those of a standard sequential implementation.
Essentially, ASCY suggests that CSDS designs must resemble their sequential counterparts in
order to reduce synchronization to the minimum. In this section, we employ ASCY, as well as
the results of Chapter 4, on the design of a new hash table algorithm, namely CLHT. For brevity,
we only present the high-level ideas of CLHT and refer the reader to [50] for further details.
CLHT capture the basic idea behind the results of Chapter 4: Cache-line transfers degrade
scalability, hence avoid cache-line transfers as much as possible. To this end, CLHT uses cache-
line-sized buckets and, of course, follows the four ASCY patterns. As a cache-line block is the
granularity of cache-coherence protocols, CLHT ensures that most operations are completed
with at most one cache-line transfer. CLHT uses the 8 words of a cache line as:
    1 2 3 	1 	2 	3 

The ﬁrst word is used for concurrency-control; the next six are the key/value pairs; the last is
a pointer that can be used to link buckets. Updates synchronize based on the    
word and do in-place modiﬁcations of the key/value pairs of the bucket. To support in-place
updates, the basic idea behind CLHT is that a search/parse does not simply traverse the keys,
but obtains an atomic snapshot of each key/value pair:
1      	
  
2  	
 
  
  	
     
3  	   
  
For an atomic snapshot to be possible, the memory allocator of the values must guarantee
that the same address cannot appear twice during the lifespan of an operation. Additionally,
the implementation has to handle possible compiler and CPU re-orderings (not shown in the
3 The parse phase of an update operation refers to the traversal of the set towards the vicinity of the target node.
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pseudo-code). CLHT supports operations with keys up to 64-bits. To support longer keys, the
64-bit keys in CLHT can be used as a ﬁrst ﬁlter. The operation has to compare the full key, that
is stored separately, only if there is a match with the 64-bit ﬁlter. This technique has already
been shown to work well in practice [67].
We design and implement two variants of CLHT, lock-based (CLHT-LB) and lock-free (CLHT-LF).
CLHT-LB. The lock-based variant of CLHT uses the     word as a lock. Search
operations traverse the key/value pairs and return the value if a match is found. Updates
(i.e., insertions and deletions) ﬁrst perform a search to check whether the operation is at all
feasible (recall ASCY3) and if so, they grab the lock, recheck if the operation is feasible, apply
the update, and release the lock. If there is not enough space for an insertion, the operation
either links a new bucket by using the 	 pointer, or resizes the hash table.
CLHT-LF. The lock-free variant of CLHT is more elaborate than the lock-based, because
key/value-pair insertions have to appear atomic. With locks, we implement atomicity by
allowing for a single concurrent writer per bucket. However, without locks, several updates
can concurrently alter the same key or value. Even worse, if concurrent insertions on the same
bucket do not synchronize, there is no way to avoid duplicate keys on different slots.
In order to solve these complications, we devise the 

		 object. 

		 handles
a word (8 bytes) as an array of bytes (map) with a version number:
1     	
 
2   
      
3       
    
4 
Naturally, 

		 occupies the    word of a bucket. 

		 provides an
interface to atomically get or set the value of an index in the map. The 
 number is used
to enable sets/gets to do atomic changes with respect to the other spots in the map. In short,
atomicity is implemented by reading the value of the 

		 object before the atomic
section and by using the version number to get/set the target index in the map using a CAS on
the whole object. For instance, if another concurrent insertion has already been completed,
the current operation will fail the CAS, because the version number will be different. We then
use the ﬁelds of the map as ﬂags that indicate whether a given key/value pair is valid, invalid,
or is being inserted. Note that, due to the 32-bit long version number, if a thread reads the
version number and then “sleeps” for 232 lock acquisitions, the version number could overﬂow,
resulting in a potentially incorrect validation.
Evaluation. We compare CLHT to a concurrent hash table comprising per-bucket pointer
reversal lists by Pugh [183] (pugh), one of the best performing hash tables (as we showed
in [51]). In contrast to the linked-based hash tables, CLHT performs in-place updates, thus
avoiding memory allocation and garbage collection of hash-table nodes. Nevertheless, for
fairness, we use memory allocated values.
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Figure 6.3 – CLHT with 4096 elements on 20 threads for various update rates.
Figure 6.3 includes the results. Noticeably, clht-lb and clht-lf outperform pugh by 23% and 13%
on average, respectively. CLHT’s design signiﬁcantly reduces the number of cache-line transfers.
For example, on the Opteron for 20% updates, clht-lb requires 4.06 cycles per instruction,
clht-lf 4.24, while pugh operates with 6.57. Interestingly, clht-lb is consistently better than
clht-lf on 20 threads. On more threads (e.g., 40), however, clht-lf often outperforms clht-lb.
6.2.1 Discussion
The CLHT algorithm clearly relies on elaborate, context speciﬁc concurrency/validation tech-
niques: (i) bucket traversals proceed by acquiring atomic snapshots of each key/value pair,
(ii) CLHT-LB traverses the bucket twice in order to validate the optimistic results after locking,
(iii) CLHT-LF relies on the    object for concurrency control. Evidently, these tech-
niques combined together deliver a fast and scalable concurrent hash table. However, the
aforementioned techniques are quite speciﬁc to the context of CLHT and cannot be easily gen-
eralized and reused in other algorithms. In the rest of this chapter, we detail the OPTIK pattern,
which offers a generic approach to designing state-of-the-art concurrent data structures.
6.3 OPTIK
In this section, we detail the OPTIK pattern, we present the OPTIK-lock abstraction, and we
describe two concrete implementations of the OPTIK-lock abstraction. We also then dis-
cuss practical considerations regarding implementing and using OPTIK, such as lock nesting,
memory barriers, and memory reclamation.
6.3.1 The OPTIK Pattern
As we point out in Section 6.1, the OPTIK pattern relies on version numbers to detect potentially
conﬂicting concurrency (see Figure 6.1). As Figure 6.4 shows, this version number is coupled
with a lock and shares the same granularity as that lock (i.e., it protects the same data). The
version number is incremented upon every successful critical section that modiﬁes the shared
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Figure 6.4 – The basic building block of the OPTIK pattern.
protected state. Thus, intuitively, we can detect whether there were concurrent modiﬁcations
on the protected state if we observe a version change.
Accordingly, with OPTIK we can implement some sort of a transaction (we discuss this re-
semblance with transactions below), where we read the version number before starting the
optimistic part of the transaction. Then, whenever we want to modify the protected data, we
acquire the lock and check whether the version number is still the same. If that is the case,
then no other thread could have completed a concurrent operation. Otherwise, we know that
at least one thread has concurrently committed a modiﬁcation.
Because the versionnumber has the same granularity as the corresponding lock, wemight have
false conﬂicts. For example, in a linked list protected by a global lock (see Section 6.5.1), every
committed modiﬁcation conﬂicts with any concurrent one, although they might operate on
completely unrelated parts of the list. In practice, in most cases we can control the granularity
of the lock, hence the granularity of the version number.4
The OPTIK pattern has three main strengths. First, it offers a concrete way of “thinking” about
optimistic concurrency, similar to STMs. With an STM, the designer makes use of transac-
tions, but then it is up to the STM runtime to optimistically execute and coordinate these
transactions. In contrast, with OPTIK, the designer must explicitly delimit the optimistic and
the synchronized parts of an operation. Still, she does not need to rely on ad-hoc techniques,
such as marking pointers, for validating the optimistic results. Second, the OPTIK pattern
has a concrete, fast implementation based on OPTIK locks. If the pattern is appropriately
employed, the resulting CDS will be efﬁcient and scalable (as we show in Section 6.5). Third,
in our experience (see Sections 6.4 and 6.5), OPTIK-based CDSs are simpler and easier to prove
correct than the state of the art. In many OPTIK-based CDSs, the linearization point of an
insertion or deletion is the actual write that makes a node physically linked or unlinked.
OPTIK vs. STM Transactions. The OPTIK pattern can be viewed as a transaction. OPTIK
shares some common characteristics with traditional STM transactions, especially those that
defer synchronization to the commit phase (e.g., [47, 55, 69]). First, they are both explicitly
delimited (i.e., we know where the transaction begins and where it ends). Second, they both
include an optimistic phase. Finally, the optimistic phase is followed by a validation/commit
phase where conﬂicting concurrency is typically detected. If there are conﬂicts, then both
OPTIK and STM transactions are restarted, otherwise they commit their modiﬁcations. For
4 Skip lists are somewhat of an exception to this rule (see Section 6.5.3).
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instance, OPTIK transactions are very similar to the ones of NOrec STM [47]. NOrec employs a
global lock that is further used as a version number for validation, in a way similar to OPTIK.
However, in contrast with STMs, OPTIK does not offer isolation or atomicity guarantees. STM
transactions are typically opaque [88] (i.e., they are serializable and they disallow even non-
committed transactions from accessing inconsistent state). OPTIK allows transactions to
access the intermediate results of other ongoing transactions. Additionally, STM transactions
typically provide all-or-nothing semantics (i.e., atomicity). With OPTIK, a transaction can
partially complete and then restart. The atomicity control is fully up to the programmer.
Precisely because of this lack of guarantees, OPTIK can operate with zero instrumentation
overhead and with minimal synchronization.
6.3.2 The OPTIK-Lock Abstraction
The OPTIK-lock abstraction merges locking with version-number validation in a single atomic
step.5 By doing so, we can implement the OPTIK pattern without the extravagant overhead
of locking and then failing the validation (compare Figures 6.1 and 6.2). OPTIK locks extend
the traditional lock interface with various functions. The most important ones are listed and
explained below:
•  	 
 	 
  [non-blocking]:
acquires the 	 
 iff the 	 
 is free and the version of the 	 
 is the same as in
. Returns a boolean indicating whether the 	 
was acquired.
•  	 
 	 
  [blocking]:
acquires the 	 
 and returns a boolean that shows whether the version that was
acquired is the same as in .
•  	 
	 
 [non-blocking]:
increments the 	 
’s version number and releases the 	 
.
•  	 
 [non-blocking]:
reverts the version of the 	 
 to the one before acquiring the 	 
. It can be used to
release the 	 
when no modiﬁcations were performed in the critical section.
•   	 
 [non-blocking]:
returns the current version of the 	 
.
•   	 
 [blocking]:
waits until the 	 
 is free and returns its current free version.
•     [non-blocking]:
returns a boolean on whether versions  and  are the same.
•  	 
 [non-blocking]:
returns a boolean on whether version  is locked.
5 Of course, it is up to the corresponding implementation of the abstraction to guarantee this single-step locking
and validation.
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We provide two implementations of the OPTIK-lock abstraction, one on top of ticket and one on
top of versioned locks. For brevity, we detail the versioned-lock-based implementation (as it is
simpler than the one on top of ticket locks) and discuss the additional functionality that OPTIK
locks on top of ticket locks offer. In principle, the OPTIK-lock abstraction can be implemented
on top of more lock algorithms. Nevertheless,  	 
  is in the heart of the
OPTIK pattern, thus we argue that every OPTIK-lock implementation must provide atomic (i.e.,
single compare-and-swap) locking and validation. Such an implementation requires base lock
algorithms which incorporate version numbers.
OPTIK Locks Using Versioned Locks
An OPTIK lock ( ) is just an 8-byte unsigned counter ( in C). An odd value
for the counter indicates that the lock is locked, while an even value means unlocked. The
acquire function tries, until successful, to compare-and-swap (CAS) the current (even) value
v with v +1. The release function simply increments the counter value. Figure 6.5 includes
the concrete implementation of the OPTIK abstraction on top of versioned locks. We brieﬂy
discuss this implementation.
First,  	 
 , the most important OPTIK function, returns false (lines 6-7)
if the lock is already locked or if the current lock version is not the same as the target version
(). The former check is necessary for correctness, otherwise the operation might try to
erroneously CAS an odd value to an even one. The latter check is an optimization for avoiding
unnecessary CAS invocations.
Similarly,  	 
  spins while the lock is locked and the tries to acquire the
lock with a CAS. The unlock and revert functions increment and decrement the lock value,
respectively, to indicate that the lock is now free and that a modiﬁcation was (not) performed.
The  	 
 function simply checks whether the given version is an odd number.
The   and   functions return the current version of the lock.
The latter spins while the lock is locked and only then returns the version number. Finally,
   compares whether two version numbers are equivalent.
OPTIK Locks Using Ticket Locks
Ticket locks have a number of very unique properties. First, although they typically occupy
just 8-bytes:
  t i cke t_ t { 	
 t icket , current ; } ;
they are fair. To acquire the lock, the thread grabs a ticket  with an atomic fetch-and-
increment and waits until 	 

. To unlock, the owner simply increments
the lock’s 
 ﬁeld.
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1   	
 	       ;
2  OPTIK_INIT 0
3  OPTIK_LOCKED 0x1LL  
	  	
5   optik_trylock_version (   * l ,    targetv ) {
6  ( optik_is_locked ( targetv ) | | * l != targetv )
7   f a l se ;
8   CAS( l , targetv , targetv + 1) == targetv ;
9 }
11   optik_lock_version (   * lock ,    targetv ) {
12    ol_cur ;
13  {
14  {
15 ol_cur = * lock ;
16 } 	 ( optik_is_locked ( ol_cur ) ) ;
17 } 	 (CAS( lock , ol_cur , ol_cur + 1) != ol_cur ) ;
18   ol_cur == targetv ;
19 }
21  optik_unlock (   * lock ) {
22 * lock ++;  	

23 }
25  optik_revert (   * lock ) {
26 * lock−−;  	

27 }
29   optik_is_locked (   v ) {
30   ( v & OPTIK_LOCKED) ;
31 }
33    optik_get_version (   * lock ) {
34   * lock ;  

35 }
37    optik_get_version_wait (   * lock ) {
38  {
39    olv = * lock ;  

40  ( ! optik_is_locked ( olv ) )
41   olv ;
42 } 	 (1 ) ;
43 }
45   optik_is_same_version (   v1 ,    v2 ) {
46   v1 == v2 ;
47 }
Figure 6.5 – Code for OPTIK locks on top of versioned locks.
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Additionally, as we explain in Section 4.4.3, ticket locks show the amount of queuing be-
hind the lock. We can use this information to implement efﬁcient backoff schemes and
to take decisions depending on the levels of contention (see Section 6.5.5 for an example).
Based on these properties of ticket locks, OPTIK locks offer the  	
 and the
  [ ]  extensions. The former returns the number of threads wait-
ing for the lock, while the latter implements waiting with backoff that is proportional to the
distance of the thread from acquiring the lock.
A shortcoming of OPTIK on top of ticket locks compared to the implementation over versioned
locks is the 32-bits long version number of the former. If a thread stores the version number
and then “sleeps” for 232 lock acquisitions, then the version number could overﬂow, resulting
in a potentially incorrect validation.6 In contrast, OPTIK locks on top of versioned locks require
263 acquisitions while the thread is sleeping (two increments per acquisition).
The OPTIK Pattern with and without OPTIK Locks
We illustrate the necessity of OPTIK locks with an experiment. We compare the throughput of
a single OPTIK lock with the throughput of implementing version validation without OPTIK
locks. As we explain earlier, to validate the version number without OPTIK locks the thread
must always acquire the lock. We implement this behavior using 8 bytes; 4 bytes for a test-and-
test-and-set (TTAS) lock and 4 bytes for the version number. The version number is validated
and incremented while holding the lock.
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Figure 6.6 – Locking and validation with and without OPTIK locks.
Figure 6.6 depicts the validated lock-acquisition throughput with and without OPTIK locks,
as well as the average number of CAS operations that are executed per successful validation
on Ivy—an Intel Xeon server (see Section 2.1 for platform details and Section 6.5 for our
experimental settings). The two OPTIK-lock implementations behave identically and deliver
signiﬁcantly higher throughput than validating with normal locking. OPTIK locks are more
than 10 times faster than TTAS on average, explained by the number of CAS invocations per
validation that grows signiﬁcantly with TTAS due to lock contention.7 As we explain earlier,
without OPTIK locks the threads might wait behind the lock to later fail the validation.
6 If the lock delivers 100M acquires/s, which is almost impossible on modern hardware (see Figure 4.3), the
thread must sleep for ∼40s for the overﬂow to happen.
7 If we use a test-and-set lock instead of a TTAS, the number of CAS per validation “explodes.”
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6.3.3 Practical Considerations
OPTIK with Transactional Memory. OPTIK locks can be implemented using TM in a straight-
forward manner. In brief,  	 
  can start a transaction and check if the
version has been modiﬁed in order to possibly restart the operation.  	 
 needs to
increment the version number and commit the transaction. Given that  	 
writes
on the lock, we do not expect TM to bring signiﬁcant beneﬁts to OPTIK.
OPTIK withLockNesting. The OPTIK pattern offers the “read then lock-validate” functionality
for a single OPTIK lock. Lock nesting (i.e., acquiring and holding more than one lock at a time)
requires acquiring the locks one after the other. Therefore, although the validation of an earlier
lock succeeds, the validation of a later one might fail. For example, it might happen that:
 	 
 	1 1 → 
 	 
 	2 2 → 	.
Depending on the semantics of the algorithm, failing the second  	 
 
can have different outcomes. For example, on the delete operation of a linked list (see Sec-
tion 6.4.2 for details), failing the second trylock results in restarting the whole operation after
reverting the ﬁrst lock. On our novel OPTIK-based skip-list algorithm (see Section 6.5.3), we
perform incremental insertions: Once the OPTIK lock for a skip-list level is acquired, the new
node is linked to that level. If a subsequent trylock fails, the operation is restarted, but the
locks for the already inserted levels are not reacquired.
OPTIK and Memory Fences. As we show in Figure 6.5, implementing OPTIK locks requires
certain memory ordering guarantees when loading and storing on the shared word of the
lock. In short, loading the version number (e.g., in   ) requires acquire
semantics: No other memory access of the same thread can be reordered before this load.
Similarly, storing on the memory of the lock (e.g., in  ) requires release semantics:
No other memory access of the same thread can be reordered after this store. Notice that on
 architectures the implementation of these memory-ordering semantics does not require
any memory fences.
OPTIK and Memory Reclamation. OPTIK decouples concurrency control frommemory recla-
mation. Accordingly, OPTIK can be used with practically any memory-reclamation scheme,
such as hazard pointers [152], RCU [146], quiescent states [93, 95]. Our concurrent data
structure implementations with OPTIK use ssmem,8 a simple memory allocator with quiescent-
based memory reclamation.
8 ssmem is available at   	
.
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6.4 Concrete OPTIK Examples
We illustrate in detail how to use the OPTIK pattern on two examples: (i) a map structure
(abstract data type), and (ii) a novel concurrent linked-list algorithm.
6.4.1 OPTIK-Based Array Map
Amap contains key-value pairs and exports the threemain operations of search data structures,
namely search, insert, and delete (see Section 2.3). We implement the map as a ﬁxed-sized
array, hence, insertions that do not ﬁnd an empty spot return false (we do not employ array
resizing for simplicity). In Section 6.5.2, we use our map design in a concurrent hash table.
We ﬁrst brieﬂy describe a lock-based array map that protects every operation with a global
lock and then show how to optimize this array map using the OPTIK pattern.
Lock-Based Map. The design of a pessimistic, lock-based array map is straightforward: All
three operations grab the lock and then traverse the array. If search or delete operations
ﬁnd the target key while traversing, they complete the operation (i.e., read the value of the
key-value pair and, for deletions only, delete the key), unlock the lock, and return. If insertions
ﬁnd the key while traversing, they release the lock and return false. If they do not, they insert
the new key-value pair in a free spot (if any), release the lock, and return true. If no spot is
empty, insertions return false.
OPTIK-Based Map. We use the OPTIK pattern/lock to introduce optimism in the pessimistic
lock-based map. Intuitively, search operations, as well as updates that return false, do not
modify the data structure. Therefore, ideally, they must complete without locking. Of course,
the actual insertions or deletions in the map have to synchronize for correctness.
The OPTIK pattern splits an operation into three main phases: (i) optimistic, non-synchronized
(read-only) work, (ii) validation and locking, and (iii) pessimistic, synchronized (write-mostly)
work. We transform the map operations to follow these phases. Figure 6.6 contains the code
for the concurrent OPTIK-based array map. In what follows, we describe the code step by step.
Delete. The delete operation (Figure 6.6(a)) follows the three phases of OPTIK. It ﬁrst stores
the current OPTIK version number (line 9) and traverses the array without synchronization
(lines 10-18), looking for the target key (line 11). If the key is not found in the array, it just
returns  without ever locking (line 19). If the key is found in line 11, then the operation
tries to acquire the lock using 	
	
 with the version that was earlier
stored. If the validation is successful, it deletes the key, releases the lock, and returns the value
(lines 13-16). If 	
	
 fails, the operation is restarted (line 12).
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Insert. Insertions (Figure 6.6(b)) follow very similar logic with deletions. If the key is found
while traversing the array, the operation returns false without ever acquiring the lock. If not,
it tries to acquire the lock with  	 
  and, if successful, it performs the
insertion (if there is a free array spot).
1    	
  {    	
  {
2   key ;   * array ;
3   val ;   s ize ;
4 }   ;    * lock ;
5 }   ;
7   optik_map_delete (  * map,   key ) {
8    :
9    vn = optik_get_version (map−>lock ) ;
10  (  i = 0 ; i < map−>size ; i ++) {
11  (map−>array [ i ] . key == key ) {
12  ( ! optik_trylock_version (map−>lock , vn) ) {      ; }
13 map−>array [ i ] . key =  ;
14   val = map−>array [ i ] . val ;
15 optik_unlock (map−>lock ) ;
16  	 val ;
17 }
18 }
19  	  ;
20 }
(a) Delete operation of OPTIK-based concurrent map.
1   optik_map_insert (  * map, key , val ) {
2    :
3    vn = optik_get_version (map−>lock ) ;
4   f ree_idx = −1;
5  (  i = 0 ; i < map−>size ; i ++) {
6   curr_key = map−>array [ i ] . key ;
7  ( curr_key == key ) {  	  ; }
8   ( curr_key == 0) { free_idx = i ; }
9 }
11  ( ! optik_trylock_version (map−>lock , vn) ) {      ; }
12   res =  ;
13  ( free_idx >= 0) {
14 map−>array [ free_idx ] . key = key ;
15 map−>array [ free_idx ] . val = val ;
16 res =  	 ;
17 }
18 optik_unlock (map−>lock ) ;
19  	 res ;
20 }
(b) Insert operation of OPTIK-based concurrent map.
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1   optik_map_search ( * map, 	
 key ) {
2 	 :
3  vn = optik_get_version_wait (map−>lock ) ;
4  ( i = 0 ; i < map−>size ; i ++) {
5  (map−>array [ i ] . key == key ) {
6   val = map−>array [ i ] . val ;
7  vnc = optik_get_version (map−>lock ) ;
8  ( optik_same_version (vn , vnc ) )
9 	 val ;
10  	 ;
11 }
12 }
13 	  ;
14 }
(c) Search operation of OPTIK-based concurrent map.
Figure 6.6 – An OPTIK-based concurrent array map data structure.
Search. Wewant the search operation to not acquire the lock, otherwise, the total throughput
of themapwill be dictated by themaximum lock throughput. Nevertheless, wemust guarantee
the atomicity of reading key-value pairs. In other words, we have to ensure that between
matching an array key with the target key and reading the value, there was no concurrent
modiﬁcation on this key-value pair.
We achieve this guarantee using the OPTIK version number. The search operation (Figure 6.6(c))
reads the version number in the beginning of the operation (line 3), like update operations
do. This time, however, we employ the  	
  function that blocks until
the lock is free. Once the key is matched (line 5), we read the corresponding value and check
whether the version has changed (lines 6-8). If it did change, then the operation is restarted,
otherwise the value is returned. The reason for acquiring an unlocked version in line 3 is that
we need to ensure that the search operation was not concurrent with any update operations
on the same key during the execution of lines 5-6.
We could decrease the “granularity” of the version number for search operations, by reading
the version before line 5. We would still be able to acquire atomic snapshots of the key-value
pairs. However, doing so puts a lot of stress on the cache line of the OPTIK lock, resulting in
lower performance than the design in Figure 6.6. (Actually, we can devise various schemes for
validating the key-value snapshot using the version number.)
In terms of correctness, successful updates are serialized behind the lock. Successful
searches are trivially correct, as they complete iff there were no concurrent modiﬁcations.
Unsuccessful search operations can be linearized so that they never observe the target key.
Similarly, unsuccessful updates can be linearized so that they do (not) observe the target key.
96
6.4. Concrete OPTIK Examples
Lock-Based vs. OPTIK-Based Array Map. We compare the two map implementations on
two workloads on an Ivy (see Section 2.1 see for platform details and Section 6.5 for our
experimental settings). Figure 6.7 depicts the results, where MCS represents the lock-based
map protected by an MCS lock. On both the small and the large maps, the OPTIK version (optik)
is faster than the lock-based one. optik has two main beneﬁts compared to MCS. First, search
operations (80% of the workload) do not acquire the lock. Second, unsuccessful updates
(∼10% of the operations) also do not need to synchronize.
If we exclude the results on multiprogramming (i.e., more threads than hardware contexts),
where MCS suffers, optik is on average 4.7 and 1.4 times faster than MCS on the small and the
large map, respectively. On the small workload, since there are just four spots in the map array,
many operations fail (e.g., deletions do not ﬁnd the key they are looking for). For example,
on 10 threads, only 25% of the updates are successful, resulting in 5% total effective updates.
Overall, the results can be largely explained by the latency distributions. optik signiﬁcantly
reduces the latencies for search operations and for unsuccessful deletions. The reduction is
less profound on unsuccessful insertions, as a portion of those failures is due to insufﬁcient
space in the array. In these cases, both optik and MCS acquire and release the lock before
returning false. Additionally, the effects of failing  	 
  and restarting are
visible on the tail latencies of successful updates.
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6.4.2 OPTIK-Based Linked List
The main idea behind a sorted OPTIK-based linked list is to keep track of the necessary version
numbers while traversing the list. In a sense, similarly to hand-over-hand locking [103], the
OPTIK-based list performs hand-over-hand version tracking. Figure 6.8 includes the code of
our implementation. We defer the evaluation of our list to Section 6.5.
Delete. The delete operation (Figure 6.8(a)) is the most complex operation of the OPTIK-
based linked list, because it requires locking two nodes; the one being deleted and its prede-
cessor node. Traversing the list (lines 11-14) keeps track of these two version numbers that are
later used for locking with  	 
  (lines 17-20). If locking the predecessor
node fails, the operation is restarted, otherwise the node to be deleted is locked. If this latter
 	 
  fails, the predecessor’s OPTIK lock is reverted, instead of unlocked,
in order to avoid false conﬂicts with other concurrent operations. Notice that due to OPTIK,
(i) no deleted ﬂag is required (as in [97]), and (ii) the OPTIK lock of the deleted node is never
released, which prohibits updates from reusing this node. Essentially, the linearization point
of a deletion is the actual write on the  pointer in line 21.
1    	
  node {    	
  {
2   key ;   val ;   * head ;
3    lock ; }   ;
4  	
  node* next ;
5 }   ;
7   opt ik_ l l_de le te (  * l i s t ,   key ) {
8    :
9   *pred , * cur = l i s t −>head ;
10    predv = curv = optik_get_version(&cur−>lock ) ;
11  {
12 pred = cur ; predv = curv ; cur = cur−>next ;
13 curv = optik_get_version(&cur−>lock ) ;
14 }  ( cur−>key < key ) ;
15  ( cur−>key != key ) {  	  ; }
17  ( ! optik_trylock_version(&pred−>lock , predv ) ) {      ; }
18  ( ! optik_trylock_version(&cur−>lock , curv ) ) {
19 optik_revert (&pred−>lock ) ;      ;
20 }
21 pred−>next = cur−>next ;
22   resu l t = cur−>val ;
23 optik_unlock(&pred−>lock ) ;
24 node_gc_free ( cur ) ;
25  	 resu l t ;
26 }
(a) Delete operation of OPTIK-based concurrent linked list.
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1   opt ik_ l l _ inse r t ( * l i s t , key , val ) {
2 	 :
3 
 *pred , * cur = l i s t −>head ;
4 
  predv = curv = OPTIK_INIT ;
5 
 {
6 curv = optik_get_version(&cur−>lock ) ;
7 pred = cur ; predv = curv ; cur = cur−>next ;
8 }   ( cur−>key < key ) ;
9   ( cur−>key == key ) {  	 ; }
11   ( ! optik_trylock_version(&pred−>lock , predv ) ) { 

 	 ; }
12 
 * newnode = new_node( key , val , cur ) ;
13 pred−>next = newnode ;
14 optik_unlock(&pred−>lock ) ;
15   ;
16 }
(b) Insert operation of OPTIK-based concurrent linked list.
1 	 optik_l l_search ( * l i s t ,  key ) {
2 
 * cur = l i s t −>head ;
3   ( cur−>key < key ) { cur = cur−>next ; }
4   ( cur−>key == key ) {  cur−>val ; }
5   ;
6 }
(c) Search operation of OPTIK-based concurrent linked list.
Figure 6.8 – An OPTIK-based linked-list data structure.
Insert. Inserting in the OPTIK-based linked list (Figure 6.8(b)) requires locking and validating
only the predecessor node (line 11). This OPTIK lock ensures that there are no concurrently
completed modiﬁcations on the predecessor node   or on  .
Search. The search operation (Figure 6.8(c)) of the OPTIK-based linked list is completely
oblivious to concurrency. We can support this 100% sequential search design because the
linearization points of updates are the actual stores on the predecessor node.
6.5 OPTIK in Concurrent Data Structures
In this section, we illustrate the power and usefulness of OPTIK for optimizing and designing
concurrent data structures (CDSs) (i.e., linked lists, hash tables, skip lists, and queues). In
contrast to Section 6.4, we keep the CDS descriptions high-level for brevity. Before that, we
describe the evaluation settings that we use in our experiments and the two platforms that we
evaluate our data structures on.
Experimental Methodology. We evaluate various algorithms via microbenchmarks. Unless
stated otherwise, all OPTIK implementations use OPTIK locks on top of versioned locks. Sim-
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ilarly, unless stated otherwise, non-OPTIK implementations use test-and-set locks. (Notice
that for highly-contented locks, such as the locks in concurrent queues, we use MCS locks.)
We take the non-OPTIK algorithm implementations from our ASCYLIB library [51] (we use the
optimized versions of the algorithms). Additionally, we use the memory allocator of ASCYLIB
that provides garbage collection and we use 8-byte long keys and values. Backoff schemes
can signiﬁcantly affect the performance of CDSs (e.g., when an operation fails and must
be restarted). For fairness, all data structures use the exact same backoff function. We use
exponentially increasing backoff times with up to 16k cycles maximum backoff. Furthermore,
after every iteration, threads wait for a short duration, in order to avoid long runs [153].
On every run, we set the initial size of the data structure and the key range that the threads
operate on. On every iteration, each thread selects a key at random within the given range.
We keep the range double the initial size and the percentages of insertions and deletions the
same, so that the size of the structure remains close to the initial. Because the key range is
double the initial, roughly half of the update operations on search data structures return false.
The update rate that we report on the graphs represents the effective percentage of updates,
namely the ones that alter the data structure. For our skewed workloads, we use a zipﬁan
distribution of keys with a = 0.9, where the largest keys are the most popular. Our results are
the median value of 11 repetitions of 5 seconds each. We do not pin threads to cores, but let
the OS do the scheduling.
For our latency measurements, we use the the per-core timestamp counter [111] for accurately
measuring the duration of an operation in cycles. In detail, every thread holds an array of 16K
latency measurements that, in the end of each experiment, are collected and translated to
latency distribution (boxplots reporting 5th , 25th , 50th , 75th , and 95th percentile latencies).
We use the Ivy and Opteron multi-core processors, described in Section 2.1.
6.5.1 OPTIK in Linked Lists
We use OPTIK in the design of concurrent (sorted) linked lists. The simplest algorithm is of
course a sequential list protected by a scalable global lock, such as an MCS lock. Naturally,
this algorithm does not offer any concurrency as all operations are serialized behind the lock.
An easy optimization on the global-lock algorithm is to implement the search operation so
that it does not acquire the lock (given that memory reclamation is properly handled). The
linearization point of updates is then the actual memory writes that access the predecessor
node of the one being updated.
Nevertheless, updates are fully serialized behind the global lock, resulting in low scalability.
We use OPTIK to introduce optimism to the update operations. The transformation is very
similar to that of the concurrent map in Section 6.4.1. Note that concurrent modiﬁcations
might not be conﬂicting, still, using a global lock will result in false conﬂicts. Because of this
limitation and of the high load on the global lock, this linked-list design is not expected to
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scale well on contended scenarios. We can resolve these limitations using ﬁne-grained locking
(see Section 6.4.2 for the design of the ﬁne-grained OPTIK-based linked list).
Additionally, inspired by the fact that version numbers reveal whether a list node has been
modiﬁed, we develop the idea of node caching. In short, each thread keeps track of the last
accessed node after each operation, accompanied by the version number that the thread
observed. This node can be subsequently used as the entry point for the next operation on
the list, given that (i) it has not been deleted, and (ii) it is a correct entry point (i.e., in a sorted
list, the key of the cached node is less than the target key). Of course, we must ensure that the
memory of deleted nodes is not re-used while the node is still referenced by any node cache.
Node-caching can be also applied on non-OPTIK algorithms, given that we can avoid the ABA
problem and that we can detect whether a node is valid.
Correctness. The OPTIK-based global-lock list is trivially correct as it disallows concurrency
of modiﬁcations. The linearization point of both insertions and deletions can be set to the
actual write on the predecessor’s next pointer. Search operations either observe the concurrent
modiﬁcations in the vicinity of the target key, or not.
Evaluation. Figure 6.9 depicts the throughput of the aforementioned linked-list algorithms
on various workloads. For comparison, we include the results of the lazy linked-list algo-
rithm [97] (lazy), that we have shown to be very efﬁcient [51], as well as the lock-free list by
Harris [93] (harris). We implement the node-caching idea on the lazy list (lazy-cache) and on
the ﬁne-grained OPTIK-based list (optik and optik-cache in the graph). mcs-gl-opt represents a
global-lock list protected by an MCS lock, including the non-synchronized search optimization
we describe earlier.
Clearly, the node-cache optimization (optik-cache, lazy-cache) brings important performance
beneﬁts as it probabilistically reduces the list-traversal duration. For instance, on the large list,
49.8% of the operations make use of the node cache, while on the small list the hit rate drops
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Figure 6.9 – Throughput of linked-list algorithms on Ivy and Opteron on various workloads.
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to approximately 40%. On these two workloads, optik-cache delivers 50% and 15% higher
average throughput than the version without the cache (optik).
Additionally, the OPTIK-based global-lock list (optik-gl) delivers higher throughput thanmcs-gl-
opt in all workloads. optik-gl mostly beneﬁts from the fact that for 20% of the operations—the
unsuccessful ones—it returns without acquiring the lock.
Finally, the ﬁne-grained OPTIK-based list (optik) performs similarly to lazy and harris for the
low-contention workloads (i.e., large, large-skewed, and medium). However, optik is more
scalable than lazy on high-contention levels. On 64 elements, optik is on average 22% faster
than lazy. Note that optik stresses the locks less than lazy, because the operations do not
acquire the lock if they are going to fail the validation. This difference is clear on the small-
skewed workload, where neither lazy, nor lazy-cache can sustain the contention of the highly-
contented nodes.9 Additionally, optik behaves much better than lazy on multiprogramming
and is, on average, just 5% slower than harris even on the small workloads.
6.5.2 OPTIK in Hash Tables
We adapt and use the two OPTIK-based linked lists (Section 6.4.2, Section 6.5.1) in the design
of two novel hash tables. Intuitively, the list protected by a global lock, resulting in per-bucket
locking, is more suitable for hash tables. We also use the array map of Section 6.4.1 in the
design of a third hash table.
We further use OPTIK locks to optimize existing hash tables. In a hash table, an update oper-
ation (i.e., an insertion or a deletion) might not be feasible: Delete (resp. insert) operations
return false if the corresponding key is not found (resp. is found). Many hash-table algorithms
(e.g., Java  	

 [127]) implement updates by directly locking the correspond-
ing bucket, regardless if the operation is feasible. This unnecessary locking hinders scalability.
In these algorithms, in order to return false without locking if an update is not feasible, we
must add an extra read-only traversal of the bucket. If the operation cannot be performed, no
lock is acquired and the operation simply returns false after this ﬁrst traversal. Otherwise, if
the operation can be performed, we must acquire the bucket lock and then re-traverse the
bucket to ensure that no concurrent modiﬁcation operated on the target key. Consequently,
for every successful update, we have two traversals of the bucket. We can avoid the second
traversal with OPTIK locks, using either  or .
In the beginning of the operation, we keep track of the version number of the bucket and use
this version in the OPTIK-lock call. If the version is validated, no concurrent modiﬁcation has
completed on this bucket, hence we do not need to re-traverse the bucket.
9 The most contented node is accessed by 15% of the requests.
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Correctness. The three hash tables that are based on the two OPTIK lists and the map are
correct because of the correctness of these base data structures. The optimizations for avoiding
double traversal with OPTIK are correct because the bucket cannot be modiﬁed without
increasing the version number of the bucket lock.
Evaluation. Figure 6.10 includes the results of various hash tables. We set the number of
buckets to be equal to the number of initial elements, so that initially every bucket con-
tains on average one element. For brevity, we only show the results with medium and
small-skewed sized hash tables. On the missing graphs, the behavior of the hash tables
is in accordance with the results shown in Figure 6.10. Apart from the three OPTIK-based
hash tables (optik, optik-gl—for per-bucket locking, and optik-map), we create a hash ta-
ble with lazy linked lists adapted to use per-bucket locking (lazy-gl). Additionally, we eval-
uate Java’s   		
 		
 [127] (java), as well as a modiﬁed ver-
sion that avoids double parsing using 	
	, as we describe above. The
 		
 algorithm uses lock striping: It partitions the buckets into n segments.
Each segment (and its buckets) is protected by a single lock and can be individually resized.
We conﬁgure n to be 128, based on Java’s documentation [170] “Ideally, you should choose a
value to accommodate as many threads as will ever concurrently modify the table.”
Optimizing java with OPTIK (java-optik) brings beneﬁts only in the presence of (high) con-
tention. On the large hash table (65536 elements—not shown in the graph), the improvement
is just 1.9%, because there are practically no validation failures. Additionally, the second
bucket pass of java is very fast, as the ﬁrst pass brings the bucket data in the L1 cache.
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Furthermore, optik-map does not scale well on the small workloads on Ivy due to the hard-
ware. In brief, the buckets of optik-map are allocated in consecutive memory locations, thus
occupying a few contiguous cache lines, resulting in increased hardware prefetching on Ivy in
our experiments. For example, on 20 threads, the small hash table triggers three orders of mag-
nitude more last-level-cache prefetches than the medium one. This inaccurate prefetching
leads to low scalability due to high coherence trafﬁc. Once the size of the hash table is large
enough, optik-map becomes the fastest hash table on both platforms. The other hash tables
do not face the aforementioned problem, because they dynamically allocate each node that is
inserted in the hash table.
Regarding the remaining three hash tables, optik-gl is the fastest. optik-gl is 2-times faster
than lazy-gl on average (31% faster on the non-skewed workloads). optik is on average 9%
slower than optik-gl, as for some operations optik acquires two locks instead of the one lock in
optik-gl. On the small-skewed workload, we see the power of the OPTIK pattern compared to
normal locking: optik-gl and optik are both 3.7-times faster than lazy-gl on average. Even on
the large-skewed workload (not in the graph), lazy-gl is on average more than 2-times slower
than the OPTIK-based hash tables.
6.5.3 OPTIK in Skip Lists
In theory, OPTIK is not very suitable for skip lists. With per-node lock granularity, the same
version protects all the next pointers of the node. Consequently, validating the node with
OPTIK results in false conﬂicts. Still, using OPTIK in skip lists results in simpler designs than
the existing state-of-the-art ones [75, 105]. We ﬁrst simplify validation in the optimistic skip
list by Herlihy et al. [105], using   	
 . If the validation is successful, then the
corresponding node has not been modiﬁed, thus we do not need to validate the optimistic
results in another way. This speciﬁc skip lists checks that the node is not logically deleted and
that the next pointer at the corresponding level has not been altered.
We also use OPTIK in the design of a new skip-list algorithm. As in any skip list, update
operations parse the list and keep track of the predecessor and successor nodes at each level.
Due to OPTIK, parsing also keeps track of the version number of each predecessor node. These
version numbers are later used for validation. Once the parsing ﬁnds the spot tomodify, it locks
and validates the predecessor nodes and then performs the modiﬁcations. If the validation
fails, the locks are released and the operation is restarted. We implement two variants of
the OPTIK-based skip list. The ﬁrst one, in case validation fails, performs more ﬁne-grained
validation (same one as in [105]). The second one immediately restarts the operation if an
OPTIK validation fails.
Correctness. The modiﬁed Herlihy skip list maintains the correctness of the initial algorithm.
Our modiﬁcations only involve reducing validation in case the   	
  function
is able to validate the previously observed version.
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For brevity, we only describe the correctness sketch of the OPTIK-based skip list that imme-
diately restarts on a trylock failure. Both insertions and deletions traverse the list and keep
track of the predecessor nodes and their version at each level. As the OPTIK lock protects the
whole predecessor node  , we do not need to keep track of the successor nodes for validating
 . Insertions try to acquire the lock and perform the insertion of the new node eagerly
(i.e., they do the physical linking of the node immediately after acquiring the lock of that level).
If an  	

	 call fails, the operation is restarted and, after re-parsing the
list, the insertion continues from the level that failed. A ﬂag, similar with the fullylinked ﬂag
in Herlihy skip list, ensures that a partially inserted node will not be concurrently deleted.
Similarly, a deletion atomically sets the ﬂag of the target node to deleted and unlinks the node
after acquiring all predecessor locks. We can devise a variant of the algorithm where deletions
proceed progressively like insertions. However, the coordination overhead between insertions
and deletions on the same node surpasses the beneﬁts of being eager.
Evaluation. Figure 6.11 compares the Herlihy skip list (herlihy), and the lock-free one by
Fraser [75] (fraser), with the three lists that we describe above. For brevity, we only show the
results on large-skewed and small-skewed lists. On low-contention levels (large, medium
non-skewed—not shown in the graph), all algorithms behave similarly. Intuitively, all ﬁve
implementations follow almost identical code paths in the absence of conﬂicts: Most of the
time is spent traversing the list.
Using  	

	 in the Herlihy skip list (herl-optik) slightly affects the perfor-
mance on the Opteron, but has a large effect on Ivy. In brief, the faster validation with OPTIK
results in an important reduction of operation restarts. For instance, on the small-skewed
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Figure 6.11 – Throughput of skip-list algorithms on Ivy and Opteron on various workloads.
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workloads, on 20 threads on Ivy, without OPTIK 30% of update operations have to restart due to
concurrency, compared to 24% with OPTIK. Contrarily, on the Opteron due to the overall lower
throughput than Ivy, both herlihy and herl-optik have 50% operation restarts on 20 threads.
On skewed workloads, we also notice the beneﬁts of using OPTIK, even though it can in-
troduce unnecessary operation restarts. In particular, optik2, which is the variant that
immediately restarts if there is a trylock failure, is more scalable than optik1, that uses
  	
  and does ﬁne-grained validation if the version is not validated. For
example, on very-high contention, on 20 threads, 40% of the operations have to restart with
optik2, while just 20% with fraser. Still, optik2 delivers 10% higher throughput than fraser on
20 threads. The main reason for optik2 being more scalable than the rest is the important
property of OPTIK that we have already extensively discussed: Threads fail the validation with a
single atomic operation, without waiting behind the occupied lock. The other three lock-based
skip lists do not include false restarts, they do however include false contention behind the
per-node locks. optik2 also beneﬁts from (i) simpler implementation than the rest, as it does
not include the ﬁne-grained validations, and (ii) the eager node insertion. Overall, optik2 is
faster than fraser. However, optik2’s throughput signiﬁcantly drops on multiprogramming,
while fraser is able to sustain its throughput.
6.5.4 OPTIK in Binary Search Trees (BSTs)
In our asynchronized concurrency (ASCY) work [51], we observe that none of the existing
lock-based BST algorithms follows all four ASCY guidelines: Most algorithms tend to acquire
(on average) a large number of locks. We use OPTIK to design BST Ticket (BST-TK), an external
tree, where every internal router node is protected by an OPTIK lock. The BST-TK algorithm is
essentially the same as the ﬁne-grained OPTIK-based linked list—traversing and then locking
nodes is based on hand-over-hand version tracking. Overall, BST-TK acquires one lock for
successful insertions and two locks for successful removals.
Correctness. The correctness sketch for BST-TK follows the same ideas as the OPTIK-based
linked list. We provide a complete correctness proof of BST-TK in our technical report [50].
Evaluation. Figure 6.12 compares BST-TK to the state-of-the-art lock-free BST by Natarajan
et al. [161] (natarajan), as well as the fastest pre-existing lock-based BST by Bronson et al. [30]
(bronson). Clearly, bronson is signiﬁcantly less scalable than the other two, because it includes
much heavier synchronization. BST-TK and natarajan show similar performance, however,
the OPTIK-based BST is on average 3% faster than natarajan.
6.5.5 OPTIK in Queues
We use OPTIK in various concurrent queue designs. First, we optimize the classic Michael-
Scott queues [153] (MS-queue) using OPTIK locks. The ﬁrst lock-based MS-queue variant
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Figure 6.12 – Throughput of BST algorithms on Ivy and Opteron on various workloads.
employs the   	
  function to optimize the 


 function: The operation
is optimistically prepared so that if the validation succeeds, only a single store is performed in
the critical section. If the validation fails, the 


 operation is prepared and performed in
the critical section, as usual. The second (lock-based) variant is very similar to the ﬁrst one,
however, it uses   	
  instead of the lock function. If the validation fails,
then the operation is restarted. The third variant is a lock-based/lock-free MS-queue hybrid.
We use the lock-free 


 implementation of the MS-queue unaltered. We opt for this
approach because the enqueue operations do not offer any opportunities for optimism. For
the 


 function we use the OPTIK trylock implementation.
The ﬁnal variant of MS-queue introduces the idea of victim queues. The 


 function uses
the same trylock implementation as the last two designs. The 


 implementation utilizes
the  

 function of OPTIK locks (on top of ticket locks—see Section 6.3). If
the number of waiting nodes is large (e.g., more than two in our implementation), then the
thread performs the insertion in a secondary victim queue, instead of waiting behind the lock.
The ﬁrst thread to put a node in the empty victim queue is responsible for linking the victim
queue to the main one. The results are (i) lower contention behind the lock, and (ii) a simple
victim-queue design as it does not interact with 


 operations.
Correctness. The ﬁrst three variants of MS-queue do not essentially affect the correctness of
the original designs. The fourth design employs the victim-queue idea. Enqueue operations
either wait behind the lock to normally perform their operation, or insert the element in the
secondary victim queue. This secondary queue is linked to the main one, once the ﬁrst thread
to use it gets the lock. This same thread is also responsible for emptying the victim queue so it
can be reused. Operations that utilize the victim queue have to wait until the victim queue has
been emptied, thus their elements are visible in the main queue. This waiting ensures that
they can be linearized properly.
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Figure 6.13 – Throughput and latency distribution of queue algorithms on Ivy and Opteron on
various workloads.
Evaluation. We evaluate the lock-based (ms-lb) and the lock-free (ms-lf ) MS-queues. We use
ms-lb with MCS locks. We also evaluate the three MS-queue variants (optik0, optik1, optik2), as
well as the one using victim queues (optik3). We initialize the queues with 65k elements. The
results include several interesting points (Figure 6.13).
First, ms-lb delivers stable performance, regardless of the contention levels, due to the MCS
locks. If we use any simple spinlock algorithm (e.g., test-and-set) instead of MCS, the through-
put of ms-lb degrades as we increase contention. However, when the number of threads
becomes more than the number of hardware contexts, the combination of locking and the
fairness of MCS kills throughput.10
Second, the remaining queue algorithms do not scale and do not even keep stable performance
as we increase contention, especially on Opteron. Unlike ms-lb with MCS locks, all other
designs have two single points—cache lines—of contention, namely the head and the tail of
the queue. Opteron is an 8-socket machine, thus increasing the number of threads, increases
the non-uniformity as well, resulting in more expensive cache-coherence trafﬁc ( Table 4.3).
Still, on both platforms, ms-lb is slower than the rest on less than 6-7 threads.
Third, it is worth comparing the two MS-queues with the different OPTIK-based queue imple-
mentations. optik2 (lock-free enqueue, OPTIK-based dequeue) behaves practically the same
as ms-lf , showing that the simple CAS validation of OPTIK locks does resemble lock-freedom.
Then, the victim-queue technique of optik3 does bring some beneﬁts that are mostly visible
on the increasing-size workload which stresses enqueues. optik3 is on average 28% faster than
ms-lf on this workload, while overall it is 7% faster.
Regarding optik1, on the one hand it contains the enqueue implementation of ms-lb, thus
on the increasing-size workload it behaves similar to ms-lb. On the other hand, it uses the
10 There are techniques, such as time-published queue-based locks [96], for alleviating this problem.
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 	 
  implementation for dequeuing, showing similar performance to
optik2 and ms-lf . Furthermore, optik0 on the Opteron shows that using OPTIK locks with the
lock/unlock interface, under high contention, is not a good idea. At the end of the day, OPTIK
locks are simple spinlocks.
Finally, the latency-distribution graphs reveal the power and the weaknesses of each imple-
mentation. For example, dequeuing an element is very fast with ms-lf , however, enqueuing is
very expensive. Similarly, enqueuing with optik3 is fast because of the victim-queue approach,
but dequeuing is slow.
6.5.6 Summary
The combination of the OPTIK pattern with OPTIK locks is a very strong concurrency tool.
The resulting algorithms are simple, include minimal synchronization, and follow our ASCY
patterns. We illustrate the power of OPTIK by:
• designing ﬁve new CDSs: (i) an array map with a corresponding hash table, (ii-iii) a
global-lock and a ﬁne-grained linked list with two corresponding hash tables, (iv) a
concurrent BST (BST-TK), and (iv) a skip list;
• optimizing four state-of-the-art CDSs: (i) the  
 algorithm in
Java [127], (ii) the optimistic skip list by Herlihy et al. [105], and (iii-iv) both the lock-free
and lock-based Michael-Scott queues [153];
• introducing two concurrency techniques: (i) node caching for list structures, and (ii) vic-
tim queues for concurrent queues.
Of course, OPTIK is not always a suitable solution. The most prominent example of such a case
is stack data structures. We brieﬂy experiment with stacks (not shown in the graphs). More
precisely, we redesign the classic lock-free stack by Treiber [206] using OPTIK. The original and
the OPTIK-based variants behave similarly. Still, the contention levels that can be induced on a
highly parallel stack cannot be sustained by neither the “simple” OPTIK lock, nor the lock-free
solution. There are ways to alleviate this problem, such as aggressive backoff mechanisms, or
elimination [98]. Note that large backoff times might result in large tail latencies.
6.6 Conclusions
Concurrent data structures (CDSs) facilitate concurrent programming by abstracting data
sharing behind an interface, thus removing the need for developers to implement synchro-
nization. Consequently, a well-designed and implemented concurrent data structure offers
portability and scalability of data sharing in concurrent systems, without any effort from the
system developer. Nevertheless, implementing these concurrent data structure in a portably
scalable manner is a daunting task. As we illustrated with our novel concurrent hash table,
namely CLHT, designing scalable data structure algorithms requires devising complicated
concurrency/synchronization techniques. Such techniques are of course non-ubiquitous,
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leaving the design of CDSs to concurrency experts only. Typically, every new scalable CDS
algorithm results in a publication in one of the top concurrency conferences.
In this chapter, we simpliﬁed the design of scalable concurrent data structures by introducing
the OPTIK design pattern and the underlying OPTIK locks. The OPTIK pattern offers a concrete
and simple way of detecting conﬂicting concurrency in concurrent data structures. Therefore,
it can be used to methodically design portable and scalable data structures. OPTIK locks
provide a concrete and efﬁcient implementation of the pattern. OPTIK-based algorithms
are simple, include minimal synchronization, and follow our asynchronized concurrency
paradigm. We illustrated the power of OPTIK by (a) designing ﬁve novel concurrent-data-
structure algorithms, and by (b) optimizing four existing state-of-the-art ones.
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7 Abstracting Multi-Core Topologies
with MCTOP
As we highlighted earlier in this thesis, portability and efﬁciency are usually antagonists in
multi-core computing. In order to develop efﬁcient code, one needs to take into account
the topology of the target multi-cores (e.g., for locality). This observation is valid for any
aspect of concurrent programming (not only synchronization) and clearly hampers code
portability. In this chapter, we show that you can achieve portable optimizations (i.e., optimize
concurrent software for the underlyingmulti-corewhilemaintaining portability), using MCTOP,
an abstraction of multi-core topologies. MCTOP enables developers to accurately and portably
deﬁne high-level performance policies. We illustrate that if these policies are designed properly,
they result in portable optimizations.
7.1 Introduction
Since 2000, computing systems are becoming more diverse in terms of the numbers of threads
per core, cores per socket, as well as the on-chip and off-chip interconnects. As we showed in
Part II of this dissertation, this tendency complicates synchronization in concurrent systems.
Apart from synchronization, this tendency generally makes concurrent programming very
challenging, for developers need to ﬁne-tune every aspect of their software for the underlying
hardware in order to achieve performance (e.g., [17, 27, 28, 78]). However, optimizing for spe-
ciﬁc multi-core topologies hinders the portability of software. In fact, optimizing software for
multi-cores raises two main questions: (i) how to harvest and expose the details of multi-cores
in software, and (ii) how to ﬁne-tune according to those details, while ensuring portability.
Traditionally, developers have been relying on libraries, such as   [120] on Linux,
  	
 [167] on Solaris, and   [28] for abstracting the topology of multi-cores. These
libraries offer a topology representation of multi-cores as well as a companion interface for
placing threads (and data). However, the provided multi-core representations are low-level
and offer only the limited view of the OS. Developers do not have access to the performance
characteristics of the underlying multi-core processor and still need to manually optimize
their software for each platform.
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We present in this chapter an easier, more portable approach to optimizing software for multi-
cores. We introduce  , a library that generates what we call MCTOP, a multi-core
topology abstraction of important low-level information, such as communication latencies
and memory bandwidths. Figure 7.1 depicts the visual representation of the MCTOP of Opteron
(see Section 2.1 for more examples). Of course, a developer could directly use this low-level
information to ﬁne-tune her software for Opteron. For instance, she could decide to use
sockets 0 and 1 as they provide minimum latency. Such optimizations—that rely on the
speciﬁcs of a processor—are not portable. Instead, she could write a policy that uses any two
sockets (if available) that minimize latency.
As we show in this chapter, MCTOP enables the design of easy, portable, and efﬁcient opti-
mizations using such high-level performance policies. In turn, these policies make use of the
actual numbers generated by  . Essentially, MCTOP allows developers to accurately
capture high-level semantics that utilize the low-level performance details of multi-cores, thus
delivering portable optimizations. For instance, using MCTOP, we can easily deﬁne policies
such as “use one hardware context per core,” “use two sockets with maximum bandwidth,” or
even “use as many threads as required to saturate the memory bandwidth of node n,” or “use
the maximum number of threads, in the two most remote sockets, so that each thread has at
least 3 MB of LLC.” If designed properly, such policies result in portable optimizations.
  is based on MCTOP-ALG, our novel algorithm for inferring the topology of multi-
cores relying on two fundamental observations: (i) cache-coherence protocols are deterministic
by design, and (ii) communication latencies characterize the topology. MCTOP-ALG leverages
these two observations by collecting accurate core-to-core communication latencies. These
latencies are used to infer the topology of the processor. On top of this topology,  
(via plugins) collects additional low-level measurements, such as cache latencies and sizes,
as well as memory latencies and bandwidths. The end result is an automatically-generated
MCTOP representation of the underlying multi-core.
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Figure 7.1 – Topology representation of an 8-socket AMD processor—Opteron.
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We argue that MCTOP-ALG’s measurement-based approach is superior to loading multi-
core topologies from the underlying OS or hardware (e.g., using  ) for various reasons:
(i) portability—collecting measurements is almost identical on any architecture or OS, unlike
reading topology info from the OS or the hardware; (ii) forward/backwards compatibility—
measurements do not depend on the OS version; (iii) correctness—numbers do not lie, while
the OS can be misconﬁgured1; (iv) extensibility—independence from the information that
vendors do or do not want to expose; and (v) accuracy—a measurement-based approach
automatically collects accurate low-level measurements that we need in MCTOP.
We illustrate portable optimizations with MCTOP with four examples on ﬁve processors from
Intel, AMD, and Oracle. First, we automate backing off in lock implementations using the
communication latencies of MCTOP. Our optimized TAS, TTAS, and TICKET spinlocks deliver
up to 39% average throughput improvements. Second, we design a topology-aware mergesort
algorithm that builds an optimal cross-socket merge tree on top of MCTOP. This mergesort
algorithm is 19% faster on average than the parallel sort algorithm of C++ standard library
which is topology agnostic.
Furthermore, we design a thread placement library, called MCTOP-PLACE, on top of MCTOP
and use it in optimizing the Metis MapReduce library and OpenMP. MCTOP-PLACE includes
12 high-level performance policies that enable thread placement with locality, bandwidth,
or even power optimizations. We plug MCTOP-PLACE in Metis and achieve 17% better perfor-
mance, while consuming 14% less energy in four workloads. Similarly, we extend OpenMP’s
thread placement functionality with runtime support for adaptation of placement policies.
Consequently, our OpenMP version allows for portable, high-level, and dynamic thread place-
ment. We evaluate Green-Marl’s [108] OpenMP-based graph workloads and improve the
performance of various graph analytics, such as PageRank, by 22% on average.
To summarize, the main contributions of this chapter are as follows:
1. MCTOP, a rich multi-core topology abstraction which enables portable concurrent soft-
ware optimizations;
2. MCTOP-ALG, a portable algorithm for inferring the topology of multi-cores without
relying on the topology information of the OS or the hardware;
3. 	
 and the software we build using 	
, both available at 

	
.
As we discuss in Section 7.3, 	
 has certain limitations. We have evaluated 	

only on  and   architectures, and we cannot yet guarantee the effectiveness of MCTOP-
ALG on other architectures (e.g., , ). Additionally, in order to collect accurate mea-
surements, 	
 requires a ofﬂine, solo execution on the target processor for the one
run that infers the topology (this means stopping all other applications for the duration of
	
’s ﬁrst execution).
1 On Opteron, the OS has an incorrect mapping of cores to memory nodes, while MCTOP-ALG infers the correct
mapping. All 48 cores are assigned to four out of eight nodes.
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The rest of the chapter is organized as follows. In Section 7.2, we describe the programming
interface of MCTOP. In Sections 7.3 and 7.4, we show how to create and enrich MCTOPs in a
portable manner. We then describe examples of high-level policies that result in portable
efﬁciency in Section 7.5 and use these ideas in designing a thread placement library in Sec-
tion 7.6. Finally, we present practical examples and conclude the chapter in Sections 7.7
and 7.8, respectively.
7.2 The MCTOP Topology Abstraction
The ﬁrst step for achieving portable optimizations is to provide a programming abstraction of
multi-core topologies. That way, software can build on this abstraction and avoid using the
limited view of the multi-core that is exposed by the OS. Accordingly,   includes a
portable topology abstraction, called MCTOP (shorthand for multi-core topology).
MCTOP has two important characteristics. First, MCTOP is generic, so that it can be used to
describe any modern multi-core processor. Second, MCTOP is extensible, in that it supports
the low-level details of multi-cores, which are necessary to achieve ﬁne-tuning of software
and portability at the same time.
In the remainder of this section, we ﬁrst describe the programming interface of MCTOP, and,
then, we illustrate several examples of MCTOP topologies. In Section 2.1, we have described
important multi-core characteristics that affect the design of  . In Section 7.3, we
introduce a generic algorithm for harvesting MCTOP topologies of multi-cores, while in Sec-
tion 7.4, we present the plugin system of   for extending MCTOP topologies.
  Programming Interface. MCTOP is a multi-core topology abstraction which in-
cludes the basic topology of multi-cores (e.g., how cores or sockets are interconnected), as well
as low-level performance measurements (e.g., memory latencies and bandwidths). MCTOP
topologies are stored in description ﬁles, which are created by   once, as we describe
later, and are then used to load the topology. Once a topology is loaded, the developer can
either use  ’s programming interface to access the MCTOP topology, or visualize the
topology on screen or as a graph.   represents MCTOP topologies as a set of structures
that are linked together to describe the processor. The most important structures of MCTOP
are shown in Table 7.1.
These structures essentially represent graphs which are interconnected (i) vertically, in order
to represent the actual hierarchical topology, and (ii) horizontally, for simplifying the traversal
of all objects at each level. For instance, a 	
 holds pointers to its parent 	
,
its parent , as well as its successor (in terms of proximity) 	
. Additionally,
every structure holds a pointer to additional low-level information, such as memory latencies.
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 	 The lowest scheduling unit of the processor. If SMT exists,  	
represents a hardware context, otherwise it represents an actual core.
 
 A group of  	s. This could for example be a core that contains two
hardware contexts, or a group of cores that share the L2 cache. There might be
multiple levels of  
within a socket.
 A  
with additional information about the NUMA memory nodes
and the interconnection with other sockets.
 A memory node with information such as capacity.
 The interconnection between two s. Contains info such as the
communication latencies.
 The structure that represents a processor and links everything together.
Contains info about latency levels, SMT, the number of sockets and cores, etc.
Table 7.1 – The main structures of MCTOP.
We opt for a representation that uses terms that match any modern modern processor and
are extensible for future designs. That way, the interface of  uses terms which are
familiar to system designers, such as:
• 
 	 to get the local node of a  	;
• 
 to get the cores of a ; and
• 
  to get the latency between any two components.
7.2.1 Examples of MCTOP Topologies
 can generate a simpliﬁed visual representation of the processor in order to make
the topology more accessible to developers.  uses the Graphviz [86] visualization
library for graphs. ’s visual representation includes two main graphs, depicting the
intra- and the cross-socket topologies respectively. We illustrate  on various 	
and  !" processors. In Section 2.1, we present the automatically generated graphs and
provide details of each platform. In Section 7.7, we use ﬁve of these platforms (i.e., Ivy, Opteron,
Haswell, Westmere, SPARC-T44) in our experiments.
7.3 MCTOP-ALG: Inferring Topologies
The ﬁrst step for creating the enriched MCTOP representation of a processor is to generate the
basic topology of the hardware. Essentially, this basic representation describes how hardware
contexts are placed in sockets, how these sockets are interconnected, and how contexts are
connected within each socket.
We name our algorithm that infers the basic topology of cache-coherent shared memory
processors using only latency measurements MCTOP-ALG. In Section 7.4, we describe how
these basic MCTOP topology abstractions are augmented with additional measurements, such
as memory latencies and bandwidths, in order to enable portable optimizations. MCTOP-ALG
relies on two simple, yet important observations regarding cache-coherence protocols of
modern multi-core processors.
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Figure 7.2 – Coherence trafﬁc for an RFO request.
OBSERVATION 1: Cache-coherence protocols are deterministic. Cache-coherence proto-
cols are responsible for keeping data consistent in the various caches of the multi-core. Most
modern processors implement (variants of) the MESI coherence protocol [174].
Hardware cache-coherence protocols are deterministic by design. Still, non-deterministic
schedules can appear, but only under contention (e.g., if multiple threads contend for a cache
line, then the schedule of coherence messages is naturally not deterministic). In the absence of
contention, hardware coherence protocols deliver deterministic schedules. In simple words, a
given request type (e.g., requesting for writing), on a given multi-core, for a block of data in a
speciﬁc MESI state and the same placement, always takes the same steps.
Consider the simpliﬁed example of Figure 7.2, where a cache line cl is in the modiﬁed state2
in the caches of core o and another core r is requesting the data for writing—a request known
as request for ownership (RFO). The RFO request for cl misses in the private caches of r . The
request ﬁnds that o has the only copy of cl through the last-level cache (LLC) (or using a
directory, depending on the speciﬁc implementation of MESI). Once the copy is found, an
invalidation request is sent to o’s private caches to discard their copy of cl , after which the
RFO request is granted to r . If r is not in the same socket as o, the RFO request is propagated
to the correct socket.
Overall, the coherence request takes deterministic steps. Hence, we can devise thread sched-
ules that accurately measure the communication latency between any two hardware contexts.
OBSERVATION 2: Communication latencies characterize the topology. Multi-cores include
several cache levels for minimizing latency to data. The latency of a request deﬁnes at large
the distance between the source of the request and the placement of data. For instance, on
Ivy (i.e., the 2-socket Intel Xeon Ivy Bridge), 4, 12, and 42 cycles are the latencies to access the
three levels of caches, while 112 and 308 cycles represent the latencies to access data that are
in the private caches of another core within the same socket and across sockets, respectively.
Two communicating threads can potentially detect their relative placement based on their
communication latency. For example, on Ivy, if two threads communicate in approximately 4
2 The modiﬁed state means that this cache line is the only fresh copy of this data and this data is stale in memory.
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cycles, they have to reside on the same core as the L1 cache delivers this latency. In contrast,
communication latency of 300+ cycles reveals that the two threads are on different sockets.
MCTOP-ALG Algorithm. MCTOP-ALG takes advantage of the aforementioned observations
by collecting accurate hardware-context-to-hardware-context communication latency mea-
surements and using them in inferring the topology of the machine. The implementation of
MCTOP-ALG in   requires three functionalities from the underlying OS: A way to read
the number of available hardware contexts and the number of memory nodes, and a way to
pin threads to speciﬁc contexts.
MCTOP-ALG takes the following four steps:
1. Collects context-to-context latency measurements → latency table;
2. Clusters close values into groups andnormalizes the latencies accordingly→normalized
latency table;
3. For each latency value l , categorizes hardware contexts into groups of contexts that
communicate with latency l with each other and with the same latency with other
groups → per latency level components;
4. Creates the multi-core representation by assigning roles to components → topology;
We detail below these four steps using Ivy as an example—Figure 7.4. We then discuss several
practical considerations regarding MCTOP-ALG.
7.3.1 Context-to-Context Latencies
MCTOP-ALG uses two threads that move from hardware context to hardware context and ﬁll
up an N ×N latency table, where N is the number of hardware contexts of the processor. For
each data point, the two threads execute in lock step as shown in Figure 7.3. Thread y brings
the data in a modiﬁed state in its local caches and then thread x measures the latency of its
own access to the shared data using the timestamp counter of the core [111].
The use of an atomic operation, such as compare-and-swap (CAS), is crucial for two reasons.
First, CAS includes a memory fence, hence it preclude the effects of memory consistency
models [201]. Second, CAS brings the data in the modiﬁed MESI state. The modiﬁed state is
Thread x Thread y
thread_barrier()
CAS(shared_line)
thread_barrier()
s = rdtsc()
CAS(shared_line)
lat[x][y] = rdtsc() - s
Figure 7.3 – Lock-step execution of MCTOP-ALG’s threads.
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0 0 124 124 120 120 108 104 104 128 128 320 320 320 320 316 304 304 300 324 324 28 124 124 120 120 108 104 104 128 128 320 320 320 320 316 304 304 300 324 324
1 124 0 128 124 120 112 108 108 128 128 324 324 324 320 320 308 304 304 324 328 128 28 128 124 120 112 108 108 128 128 324 324 324 320 320 308 304 304 324 328
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Figure 7.4 – The four steps of MCTOP-ALG: From latency measurements to Ivy’s MCTOP multi-
core topology.
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necessary for avoiding potential whole-machine communication when broadcasting invalida-
tions for a shared cache line (e.g., in Opteron–see Section 4.4.2).
The outcome of this step is a latency table (Figure 7.4 1 ). Note that in practice we only need
to take measurements for either the upper or the lower triangular of the table as the latency
measurements are symmetric.
In order to improve the accuracy of each latency measurement, the two threads repeat the
lock-step execution for n times on each pair of hardware contexts (n = 2000 by default). These
n measurements are stored in a local array. Thereafter, the median latency and the percentile
standard deviation (stdev) of these latencies are calculated. If stdev is higher than a threshold
(7% by default), the execution is repeated on this conﬁguration, while the maximum allowed
stdev is slightly increased. Retrying the execution for high stdevs ensures stable values, while
increasing the maximum stdev on a retry ensures that the measurements complete, even if
they are not very stable.
7.3.2 Latency Normalization
As the heatmap of Figure 7.4 1 shows, the relations between hardware contexts are rather clear.
The white diagonal represents the individual contexts, the two light gray diagonals represent
the hardware contexts of the same core, and the gray and dark-gray rectangles are the intra-
and cross-socket latencies, respectively. To extract these relations, MCTOP-ALG calculates the
cumulative distribution function (CDF) of the latency table values—Figure 7.4 2a . The value
clusters of CDF represent these aforementioned relations. MCTOP-ALG detects these clusters
and for each cluster generates a triplet with the minimum, median, and maximum latencies.
MCTOP-ALG uses the latency clusters for normalizing the latency table (Figure 7.4 2b ). Each
value of the table is replaced with the median value of the cluster that it belongs to. Normaliza-
tion is required for detecting relations among hardware contexts.
7.3.3 Component Creation
MCTOP-ALG uses the normalized latency table to extract the relations among hardware contexts
for each latency level within the socket (e.g., the three ﬁrst values of Figure 7.4 2a ) and
assigns them to components. We recursively deﬁne a component Cl of level l > 0 as a set of
components of level l −1 s.t. any two components inCl communicate with the latency of level
l and have the exact same communication latencies with all the other components of level
l −1. At level 0, with latency 0, every hardware context belongs to its ownC0 component.
Using this deﬁnition of components, MCTOP-ALG recursively groups hardware contexts to-
gether by performing classiﬁcation and reduction of the latency table. For example, in Fig-
ure 7.4 3 , the ﬁrst step is to group the hardware contexts (componentsC0) of each core with
each other and reduce the table by only keeping the componentsC1 (i.e., the cores). Then, the
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cores of each socket are reduced toC2 components and we end up with only the cross-socket
latencies table.
The outcome is a set of components for each latency level. This assignment of hardware
contexts into components describes the relations between contexts.
7.3.4 Topology Creation
In this last step, MCTOP-ALG assigns “roles” to the components of different levels according
to MCTOP abstraction of Section 7.2. The result is an abstraction of the actual topology
of the processor as shown in Figure 7.4 4 (the memory measurements are described in
Section 7.4). MCTOP-ALG ﬁrst detects whether (via measurements—see below) the target
multi-core includes SMT. If the multi-core has SMT, the components of the ﬁrst non-zero
latency group represent the physical cores of the processor. Similarly, MCTOP-ALG classiﬁes as
socket level the level with as many components as the the number of nodes. Every relation
higher than sockets represents cross-socket connectivity.
7.3.5 Practical Considerations
Removing theEffects ofDVFS. Dynamic Voltage and Frequency Scaling (DVFS) is a common
hardware technique for reducing power consumption, where underutilized cores can execute
at various voltage/frequency settings. Our implementation of MCTOP-ALG explicitly waits
for the frequency of both cores to reach the maximum before proceeding to the lock-step
execution. To achieve this, MCTOP-ALG repeatedly measures the execution time of a long-
duration empty loop, until the execution time stabilizes.
Detecting SMT.   detects if the processor has symmetric multi-threading (SMT)
using the same idea with “removing the effects of DVFS.” A thread ﬁrst executes a spin loop
solo on a core and measures the time of this execution. Then, two threads execute the same
loop on two contexts with minimum latency. If these are the hardware contexts of the same
core due to SMT, then the duration of the spin loop will increase.
Performance and Failures. MCTOP-ALG is designed to work solo on the target processor, as
it relies on the accuracy of latency measurements. In a few experiments with   on a
utilized machine we observe that MCTOP-ALG is still often able to detect the topology, mostly
depending on whether the threads of the other executing applications are pinned on speciﬁc
cores. Nevertheless, the additional measurements of   in Section 7.4 always require
an idle processor.
Even on an idle processor, MCTOP-ALG might fail to infer the topology (due to a few spurious
measurements). These spurious measurements are mostly because of (i) effects of DVFS, and
(ii) effects of SMT, where other OS/system processes might execute on the other hardware
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contexts of the core that is being used by MCTOP-ALG. When MCTOP-ALG is not able to infer
the topology, an error message is printed and the user must retry the execution, possibly
with different settings (e.g., more repetitions). MCTOP-ALG relies on the uniform hierarchy of
topologies to detect failures: If during step 3 (component creation) the reduction of the table
cannot be performed, some of the measurements cannot be clustered properly.
In terms of performance, MCTOP-ALG needs ∼3 seconds to infer the topology of our smallest
platform (Ivy), while it takes 96 seconds to infer the topology of Westmere (160 contexts with
DVFS enabled). MCTOP-ALG is more stable and faster when DVFS is disabled.
Dynamic Changes of Multi-Cores.   does not currently support the detection of
dynamic changes of the topology of a multi-core. If, after the execution of MCTOP-ALG, SMT
is disabled through BIOS, or a hardware context is disabled via the OS, MCTOP-ALG must be
re-executed in order to detect the new conﬁguration.
7.4 Enriching MCTOP Topologies
The basic topology representation which is created with MCTOP-ALG includes the communica-
tion latencies of the processor by design (see Section 7.3). These latencies are sufﬁcient for
deﬁning locality-oriented performance policies, such as “ﬁnd the socket that is the closest to
socket x.” Although locality optimizations are very important on NUMA multi-cores, we argue
that with access to further low-level information in MCTOP abstraction, we can implement a
broader set of performance policies (see Section 7.5 for examples).
Therefore, MCTOP includes (i) the basic topology representation that is created by MCTOP-ALG,
and (ii) a set of additional multi-core measurements. We design   to be extensible,
so that developers can write plugins to enrich MCTOP. Essentially, plugins build on top
of   and collect measurements. We have implemented four essential plugins that
measure memory latencies and bandwidths, cache-related information, and power-related
information (only available on modern Intel processors).
Memory Latency. To estimate the memory latency, we design a plugin that uses a single
thread T . T allocates a large chunk of memory on the target memory node and creates a
linked list with randomly linked cache-line-sized nodes. T then measures the time it takes to
traverse the list. Because the size of the list is large and the access patterns are random, most
accesses are served by the main memory. T performs this measurement for all socket-node
combinations on top of MCTOP.
Memory Bandwidth. A second plugin estimates the bandwidth from sockets to nodes, using
as many threads as the number of hardware contexts per socket. These threads allocate
and access large chunks of memory sequentially, thus they are able to saturate the memory
bandwidth. The maximum bandwidth is estimated as the summation of the per-thread
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bandwidths. Additionally, this plugin estimates the single-thread read bandwidth, as well as
the single-thread and max write bandwidths.
Cache Latency and Size. The cache plugin estimates both the size and the latency of the
various levels in the cache hierarchy. To estimate latency, the plugin uses the same technique
as the memory latency measurements. The cache size estimation is based on those latency
measurements (i.e., it estimates the size of each level by detecting the data size that causes
latency to increase). Additionally, the plugin loads and includes the cache sizes from the
operating system.
Power Consumption. The latest Intel processors include Intel’s running average power
limit (RAPL) [111] interface for accurately measuring the power consumption of the cores,
the package, and the DRAM. We design a   plugin that uses RAPL to gather power
measurements which indicate the breakdown of power to hardware contexts. In order to
estimate the maximum power consumption, we use the same memory intensive workload
that we use for bandwidth measurements. We measure and include in MCTOP measurements
such as: idle processor power, full power (all hardware contexts are active), power of the ﬁrst
hardware context, and power of the second context of one core.
7.5 Portable Optimizations with MCTOP
Optimizing a concurrent system for the underlying hardware hinders the portability to other
processors. In certain cases, this lack of portability is inevitable. For example, using Intel’s
transactional memory [111] results in software that can only execute on speciﬁc processor
models. However, for more traditional topology-oriented optimizations, such as locality or
bandwidth optimizations, we can achieve portable optimizations (i.e., ﬁne-tuning the system
in a portable manner) on top of MCTOP. We can do so because these traditional notions are
accurately deﬁned on MCTOP. For instance, “use the cores that are the closest to core x,” is a
policy that can be easily, accurately, and portably deﬁned on MCTOP. Consequently, we can
deﬁne high-level performance policies on top of MCTOP that leverage, but at the same time
abstract the low-level details of the topology of multi-cores.
Essentially, MCTOP provides a query engine for the topology of multi-cores. Of course, software
should not rely on any assumptions regarding the underlying multi-core, but rather build
on top of  ’s interface to access information in a portable manner. For instance,
an algorithm that explicitly allocates memory on nodes 0 and 1 will not work on a single-
node processor. Instead, the developer can use 	
		 to provision for the
available resources of any multi-core.
In what follows, we highlight several examples of portable optimizations on top of MCTOP with
policies. We dedicate Section 7.6 to a detailed description of thread placement policies with
MCTOP. In Section 7.7, we implement and evaluate several of these examples.
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Optimal Work Stealing. Work stealing [22] is a commonly used technique in parallel run-
times that aims to minimize the imbalance of work across worker threads. In brief, worker
threads have access to work queues from which they dequeue and execute chunks of work. In
order to avoid imbalance, workers with no work must steal work from other worker threads.
Ideally, work stealing must be performed in a way that (i) reduces the overhead of accessing the
non-local queue, and (ii) optimizes the locality/bandwidth of the stealer to the work chunk.
→ MCTOP Policies. Assume a parallel runtime with per-thread work queues. Then, on top of
MCTOP, we can easily implement the following work-stealing policy: If the local work queue is
empty, steal from the queue of the hardware contexts that are the closest in term of latency.
If unsuccessful, continue with the contexts that are in the next closest distance. Continue
this process until either work is found, or there is not work to steal. This policy deﬁnes work
stealing with optimal locality.
Optimal Reduction Trees. Many parallel algorithms and frameworks rely on the fork-join
computation model. The most notable example is of course the MapReduce paradigm [52]. In
the fork-join model, computation is split in chunks that are processed in parallel by multiple
processes. The local results of each process are then reduced (joined) to get the ﬁnal result.
Intuitively, on a multi-core processor, when these local results represent a sizable amount of
data, the thread and data placement of the reduction process can have a large effect on the
performance of the computation.
→ MCTOP Policies. We describe policies for cross-socket reduction trees that we believe are
broadly applicable. The following steps assume that multiple threads can operate concurrently
on reducing the same chunk of data. Within sockets, all threads of a socket cooperate on
reducing the same chunks. Across sockets, we build a binary reduction tree such that (i) the
ﬁnal destination socket/node is the one that requires the ﬁnal data, and (ii) at each level of the
tree, we choose the sockets to cooperate so that we maximize the bandwidth to data. We use
these policies in a sorting algorithm in Section 7.7.
Estimate Power Consumption. Power consumption and energy efﬁciency have gained at-
tention in the past few years [25, 32]. MCTOP’s power-related measurements on modern Intel
processors can be used to estimate the power consumption of a speciﬁc execution (i.e., a ﬁxed
thread placement) before the actual execution.
→ MCTOP Policies. Being able to estimate the power consumption of an execution gives us
the opportunity to trade performance off for lower power. For example, a low-power policy
(e.g., Section 7.6) prioritizes the use of hardware contexts that minimize power consumption.
Educated Backoffs. Waiting for a short period of time before retrying an operation, namely
backing off, is an essential technique for alleviating congestion in software. For example,
backoffs are used in lock implementations [3]. Estimating the correct amount of time to back
off is difﬁcult. Small backoffs miss a window for further optimization, while large backoffs
could hurt performance by inducing idle periods of no work.
→ MCTOP Policies. We deﬁne the granularity of backing off on top of MCTOP based on the
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intuition that “messages” on multi-cores travel as fast as coherence protocols. Accordingly,
we set the backoff quantum to be the maximum (or minimum, depending on the workload)
latency between any threads that are involved in the execution. We use this policy in lock
algorithms in Section 7.7.
7.6 Thread Placement with MCTOP
A prominent way of using  ’s MCTOP is by developing higher-level libraries that rely
on performance policies. As we describe in Section 7.5, libraries such as locality-aware work
queues and reduction trees can deliver practically optimal performance without exposing the
details of the underlying hardware.
Another natural construction on top of MCTOP is a library that abstracts the placement of
threads to hardware contexts given some placement policy. For instance, we might need to
place threads so that they are as close as possible to one speciﬁc node where some data reside.
We can easily implement such functionality on top of   because of the topology
abstraction and the low-level measurements that MCTOP provides.
We develop MCTOP-PLACE, a thread placement library with 12 policies and runtime support
for changing policies. MCTOP-PLACE is portable: It can completely abstract the underlying
multi-core topology for any platform that   supports. MCTOP-PLACE comprises two
main components: (i) the creation of individual thread placements for given conﬁgurations
(i.e., policies and number of threads), and (ii) a placements pool that supports runtime
modiﬁcation of conﬁgurations.
MCTOP-PLACE.   thread placement (MCTOP-PLACE) creates a mapping of threads
to hardware contexts given a placement policy. Optionally, the user can provide the number
of threads and the number of sockets of the placement. The basic interface of MCTOP-PLACE
includes functions for: (i) initialize a new MCTOP-PLACE object with a given policy, (ii) pin a
thread to the next available context of a MCTOP-PLACE object (if any), and (iii) unpin thread
from the context and return the context to MCTOP-PLACE.
We implement 12 placement policies (Table 7.2). In non-SMT multi-cores, 	
, 	
, and
	
 policies are equivalent. We believe that these policies cover the most prominent
placement choices a programmer can make, such as compacting or spreading threads as much
as possible. Still, if none of these policies covers a required thread placement, implementing a
new policy is straightforward since the basic data structures for doing so are already in place.
Apart from the mapping of threads to hardware contexts, MCTOP-PLACE provides a plethora of
additional information and function calls to leverage  ’s topology. Figure 7.5 shows an
example output of   on our Ivy platform (see Section 2.1). MCTOP-PLACE
calculates and exports details such as the number of cores that will be used, the bandwidth
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Name Short description
   Threads are not pinned to hardware contexts.
 	
 Use the sequential OS numbering.
  Choose the socket with maximum local memory bandwidth. Starting from
this socket, place threads as compactly as possible on all hardware contexts
of this socket and then continue to the next-best connected neighboring
socket (i.e., with minimum latency and maximum bandwidth).
  Same goal as  . Instead of using all hardware contexts, use all
unique cores of the socket before using the second hardware context. Still,
ﬁll the ﬁrst socket before using the next one.
  Same goal as  . Instead of using all hardware contexts, use all
unique cores of all used sockets. Once all cores are used, use the second,
third, etc. hardware context of each core.
	
	  Balanced version of the   placements. Instead of ﬁrst ﬁlling up a
socket before using the next one, balance threads to sockets.
 Place threads round robin to sockets. Prioritizes the sockets with maximum
bandwidth to their local memory. Uses unique cores ﬁrst () or all
hardware contexts of the core ().
 Place threads so that the estimated maximum power consumption is
minimized. (only for Intel processors which support RAPL [111])
	
 Same as , but also re-adjusts the number of threads in order to
provide the number of threads per socket that is enough to saturate the
memory bandwidth to their local node.
Table 7.2 – The set of policies offered by MCTOP-PLACE.
proportions of each socket according to the allocation policy, and an estimation of the maxi-
mum power consumption with and without DRAM. Additionally, once a thread is pinned, it
has access to information such as its local node and its hardware context and core IDs within
the socket. In Section 7.7 we use MCTOP-PLACE in various examples.
    	
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    
  
   	
              !!!
  "	#
       
     	 $ 	#
    
    
 $ 	#
   
  % &&'  !( !)
   &*  +,  ((!- )!) . ! 
   &* *'/ +,  !0 11!- .  !( 
   
	2  1 	2	

  ' 34*'4/   )! 1 5%$
Figure 7.5 – Example output of MCTOP-PLACE.
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MCTOP-PLACE Pool. MCTOP-PLACE is sufﬁcient to place threads according to a single place-
ment policy. However, software systems might require different placement policies in different
execution phases. To support this functionality we build an MCTOP-PLACE pool object that
offers runtime selection of placement policies. In Section 7.7 we show how we use MCTOP-
PLACE’s pool to extend the thread placement capabilities of OpenMP.
7.7 Examples of Portable Optimizations
We experimentally show how the performance policies on top of MCTOP achieve portable
optimizations in software. Our goal for this section is to illustrate (i) the usefulness of the low-
level measurements of MCTOP, (ii) the ability to optimize existing software using ,
and (iii) the portable efﬁciency of the resulting software.
Experimental Setup. We execute our experiments on all ﬁve platforms described in Sec-
tion 7.2.1. We perform 11 runs of each experiment and present the median performance.
We do not to show error bars for readability as our experiments have small variance. When-
ever there is variability across runs, we discuss it in text. The duration of each of our lock
experiments is 5 seconds.
7.7.1 Using Latencies to Optimize Locking
Traditional spinlock algorithms, such as ticket locks, resort to busy waiting when the lock is not
free [10, 149]. While busy waiting, it can be beneﬁcial to back off before re-accessing the shared
memory location of the lock [3]. As discussed in Section 7.5, with MCTOP it is straightforward
to make educated backoff decisions for such algorithms. We use MCTOP to optimize three
lock algorithms: TAS, TTAS, and TICKET locks (see Table 2.1). We use as backoff quantum
the maximum communication latency between any two threads involved in the execution.
Different lock algorithms employ the backoff quantum in different ways. With ticket locks we
set the back off to be proportional to the position of the thread in the “queue” [119, 149]. With
TAS and TTAS, threads simply back off for one quantum before accessing the lock again.
Evaluation. Figure 7.6 includes the relative throughput of the three lock algorithms with
and without our MCTOP-based backoff schemes. The experiment involves multiple threads
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Figure 7.6 – Throughput of different lock algorithms using educated backoffs with MCTOP.
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competing for the same lock, performing 1000 cycles of work in the critical section, and then
releasing the lock. Threads pause after each iteration to avoid long runs [153]. On both the  
and the  processors, we use the 	
 instruction for pausing [111, 169] as the baseline.
On  , we invoke 	
 in a loop to implement our backoff quantum.
Backing off with the “correct” backoff granularity signiﬁcantly improves performance: On av-
erage, we improve the performance of TAS, TTAS, and TICKET by 25%, 8%, and 39%, respectively.
These performance gains are consistent across platforms, without requiring reconﬁguration
or re-compilation of the applications.
Conclusion. We show how MCTOP’s low-level information can be used to optimize the perfor-
mance of locking algorithms. The optimization is portable across platforms, as 	’s
interface provides us with the necessary latencies on each platform.
7.7.2 Using   in Parallel Mergesort
We use 	 to devise a very fast, portable mergesort algorithm. Our novelty lies in the
way we perform NUMA-aware merging. The starting point for our algorithm is the parallel sort
algorithm of the C++ standard library (	

) [200]. 	


involves two main steps: (i) it breaks the target array into n chunks and sorts these chunks
with the standard sequential quicksort algorithm (n is the number of available threads), and
(ii) it iteratively performs parallel merging on the sorted chunks until the result is a single
sorted array.
Our mergesort algorithm, namely 	, takes the same ﬁrst step as
	

. Nevertheless, 	 merges the sorted arrays using the
optimal reduction tree presented in Section 7.5.
Using SMT Cleverly. Merging two sorted arrays using traditional comparison instructions
is suboptimal: The aggressive out-of-order cores are not able to predict the direction of the
merge branch (i.e., which of the two arrays will give the next element). Recent projects [40, 109]
show how to use SIMD instructions for efﬁcient merging. Using 128-bit instructions, we can
create a bitonic merge network that merges 8 elements at a time.
However, SIMD registers are shared across the SMT hardware contexts of a core, hence we
cannot simply let all contexts perform merging. We implement a variant of 	,
namely 	, that bypasses this limitation. Once the sequential sorting is over,
we let the ﬁrst hardware context of each core use SIMD for merging, while the remaining
perform traditional non-SIMD merging. To compensate for the faster merging with SIMD,
threads using non-SIMD merging are assigned one-third of the data of SIMD threads.
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Figure 7.7 – Sorting 1GB worth of integers on various platforms. The labels on top of each bar
indicate the execution time relative to .
Evaluation. Figure 7.7 includes a comparison between and
. With , threads are spread to sockets, in order to
beneﬁt from the LLC of each socket (using policy from MCTOP-PLACE). The performance of
our algorithm is stable across runs, since the placement of threads and data is deterministic.
In contrast, we notice big variance for , based on the thread placement
of the OS scheduler.
is consistently faster than (we observe the same behavior
on different data sizes—not shown in the graph), because it always chooses the optimal
placement of threads. On average, is 19% faster than ,
which translates to 41% faster merging if we exclude the sequential part of the sorting that is
the same on both algorithms. delivers similar performance to
on average, but it can be up to 11% faster than (on Haswell).
Conclusion. Building optimal merging is straightforward on MCTOP. We leverage low-level
details (e.g., bandwidth and latency between nodes) of multi-cores without the need for any
platform-speciﬁc optimizations.
7.7.3 Using to Improve Metis
We use to optimize the Metis MapReduce library for multi-cores [28, 142]. Metis
pins worker threads to hardware contexts sequentially. The reason for this choice is that
offering multiple placement policies for every platform is cumbersome, given the diverse char-
acteristics of different platforms. Thus, we build a new version of Metis by linking
and using the different placement policies of MCTOP-PLACE (see Section 7.6). As a result, we
can choose any of the high-level placement policies offered by MCTOP-PLACE at runtime.
Evaluation. We evaluate Metis in terms of performance and energy efﬁciency (wherever
available), using a set of four representative workloads. We identify the needs of each ap-
plication, and then use MCTOP-PLACE with the placement policy that best expresses these
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MCTOP-PLACE placement.)
needs. We also select the best-performance number of threads for both versions of Metis.
MCTOP-enabled Metis always uses fewer or an equal number of threads than default Metis.
As Figure 7.8 reveals, different workloads have different placement needs. Thus, using the de-
fault sequential policy of Metis delivers suboptimal performance in all workloads for different
platforms. Our version of Metis delivers 17% better performance, across the ﬁve platforms,
with 14% less energy on the two Intel processors. It is worth noting that in one workload,
namely Word Count, our SPARC-T44 has different placement requirements than the plat-
forms, delivering the best performance with cores of a single socket. Our performance analysis
shows that Word Count has heavy memory allocation and synchronization that beneﬁt from
intra-socket locality. Finally, note that in this example we aim at performance, although we do
achieve energy gains in some cases. In several Metis workloads, we can trade performance for
energy using different threads placements (i.e., )—not shown in the graphs.
Conclusion. By modifying the Metis library, we show how a complex software system can be
easily take advantage of MCTOP, in order to achieve portable optimizations. General purpose
frameworks, such as Metis, can get out-of-the-box beneﬁts from using .
7.7.4 Using to Enrich OpenMP
The GNU OpenMP runtime [23, 180] does not pin threads to cores by default. How-
ever, allows users to set the available places of parallel threads on the available
hardware contexts, as well as coarse-grain strategies for assigning parallel threads to places
(e.g., keep them close, or spread them as much as possible). thread placement ca-
pabilities are: (i) ofﬂine—they are set through environmental variables before the execution,
(ii) inﬂexible—placements cannot be modiﬁed at runtime and are dependent on the num-
ber of threads used during initialization, (iii) not fully portable—in many cases placements
must be deﬁned differently across platforms to achieve the same effects, (iv) not optimized—
placements do not rely on latency or bandwidth numbers.
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Figure 7.9 – Relative execution time of MCTOP_MP compared to default OpenMP for various
workloads.
We extend the thread placement capabilities of (in gcc v4.9.3) using (and
MCTOP-PLACE) in order to offer richer and higher-level placement policies. In detail, we plug
MCTOP-PLACE in OpenMP and add the function to the OpenMP
interface. Doing so, we enable developers to (i) choose placement policies during runtime,
(ii) change placement policies between parallel regions, and (ii) leverage the high-level seman-
tics of the MCTOP-PLACE placement policies that generate portable thread bindings.
Evaluation. We evaluate our extended OpenMP (MCTOP_MP) runtime against the vanilla
OpenMP library on various graph algorithm workloads produced by Green-
Marl [108]—Figure 7.9.3 We use large datasets (e.g., 100M nodes with 800M edges).
We use MCTOP_MP to enable automatic thread placement policy selection, by running small
parts of the workload using different policies and identifying the optimal policy for each
parallel section.4 In contrast, such online decisions are not possible with OpenMP, since it
does not offer the same high-level semantics and also cannot dynamically adjust the thread
placement at runtime. Overall, our MCTOP_MP version of the algorithms is on average 22%
faster across platforms and workloads.
We further port MCTOP_MP’s thread placements to OpenMP, in order to estimate the amount
of work for reproducing these placements using the default OpenMP capabilities. We observe
that in order to reproduce the exact same conﬁgurations (with possibly different number of
threads per platform) we had to design one policy per-platform per-workload with OpenMP. In
terms of performance—not shown in the graphs, our automatic MCTOP_MP solution delivers
very similar results to OpenMP with ﬁxed placements.
Finally, we combine two kernels (PageRank and Potential Friends) into a single application,
namely Combination. With OpenMP, trying to recreate MCTOP_MP’s placement proves im-
possible: We have to choose the optimal placement policy for either of the kernels, while the
performance of the other suffers. This results in 9% lower performance for OpenMP.
3 The available implementation of Green-Marl [107] does not support .
4 Even if the conﬁguration would be manually selected, the developer would need to ﬁnd which placement policy
matches the characteristic of each algorithm and use this policy across platforms.
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Conclusion. MCTOP_MP shows that it is straightforward to offer portable optimizations
through   in software libraries such as OpenMP. MCTOP_MP offers high-level place-
ment policies and runtime support for policy selection and adaptation—characteristics that
we believe are useful to OpenMP developers.
7.8 Conclusions
Optimizing concurrent software systems for multi-cores involves ﬁne-tuning not only synchro-
nization, but every aspect of concurrent programming (e.g., thread and memory placement).
Inevitably, performing such optimization is typically platform-speciﬁc, hence non-portable.
In this chapter, we introduced  , a library that enables developers to optimize their
software on multi-cores in a portable manner.   is based on the MCTOP topology
representation that abstracts both the topology and important low-level performance informa-
tion of the processor. We showed how developers can deﬁne high-level performance policies
on top of MCTOP to achieve portable optimizations. We illustrated these high-level policies on
various examples, including an extended OpenMP runtime with dynamic support for thread
placement policy selection based on  .
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8 Concluding Remarks
In this dissertation, we studied how to minimize the effects of synchronization on the scala-
bility of concurrent software. To this end, we performed two analyses of synchronization on
modern hardware, one involving traditional performance metrics, such as throughput and
latency, and another focusing on the energy efﬁciency of locks. The results of these analyses
indicate that scalability of synchronization is mainly a property of the underlying hardware,
meaning that hardware imposes certain limitations that software cannot bypass.
Nevertheless, we further showed that although these hardware limitations cannot be bypassed
by software, they can be hidden in generic and portable ways. In detail, we introduced OPTIK, a
design pattern for devising scalable concurrent data structures and illustrated the effectiveness
of OPTIK by designing ﬁve new algorithms. We also showed that these novel OPTIK-based
algorithms are more scalable than the state of the art. Additionally, we introduced MCTOP,
a multi-core topology abstraction which enables developers to portably deﬁne high-level
performance policies. These policies utilize low-level characteristics of multi-cores, such as
latencies and bandwidth, without exposing them to the programmer, resulting in portable
software optimizations. We illustrated several such policies, such as automatic lock backoffs,
and the portability of these policies across ﬁve processors.
8.1 Implications
Hardware. Modern multi-core hardware is clearly not optimized for synchronization (nei-
ther in terms of performance nor in terms of energy efﬁciency). Software developers either
employ busy-waiting techniques, which burn the cores at full speed, or rely on thread sleeping,
which is implemented in software and is thus particularly slow.
Recent efforts, such as the introduction of transactional synchronization extensions
(TSX) [113] in Intel processors, attempted to simplify concurrent programming while de-
livering reasonable performance. However, our brief experience with TSX and related re-
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search [194, 217] indicate that programming with TSX is not straightforward, mainly because
fall-back mechanisms are required in case transactions repeatedly fail to commit.1
As we have showed in this thesis, hardware largely dictates the expected behavior of synchro-
nization Accordingly, based on the ﬁndings of this dissertation, we argue for several potential
hardware improvements.
First,   	 must be exposed in user space.2 Using these instructions properly
can bring several beneﬁts: (i) the waiting thread does not saturate the core with busy wait-
ing, hence the other hardware thread(s) of the core can execute unobstructedly, (ii) waiting
threads consume lower power, as the underlying core can enter a low-power state, (iii) wait-
ing threads do not ﬂood the memory subsystem with requests, hence a lock release (i.e., a
memory store) can propagate faster, and (iv)  	 offers a performance/energy trade-off,
as programmers can hint the processor how deep should be the sleep state that  	 uses.
Of course,   	 is not a panacea because threads still keep hardware contexts
occupied, causing signiﬁcant problems, especially in oversubscribed conﬁgurations.
Second, the 
 	 instruction must be redesigned to offer energy efﬁciency and more rich
functionality. We argue that the duration of 	 on Intel processors (i.e., a couple of cycles)
is very low and does not bring any actual beneﬁts. Ideally, the 	 instruction should accept
the pause duration as a parameter (similar to 	 on recent  processors [169]). Such
functionality could bring two beneﬁts: (i) developers can directly map backoff techniques to
	, and (ii) hardware can save energy proportional to the amount of time that a thread
requests to pause for.
Furthermore, synchronization can beneﬁt from other energy-related hardware advances, such
as fast per-core DVFS transitions.3 If cores can transition between voltage-frequency (VF)
settings within a few cycles, then any type of busy waiting (e.g., in locks, thread barriers)
can be immediately optimized for lower power consumption. Of course, this type of power
optimizations should be preferably hidden behind more specialized instructions, such as
  	 and 	, which we previously discussed.
Software. General purpose software systems, such as MySQL and Memcached, require
portability on different platforms. Inevitably, this portability comes with the price of both
wasted time and energy for synchronization. As we showed in this thesis, busy waiting wastes
power and does not play well when many threads (from one or many applications) execute on
the sameprocessor, while sleeping signiﬁcantly degrades performance. Additionally, we clearly
showed that different synchronization algorithms perform well under different conﬁgurations.
1 Actually, in our experience onHaswell (not described in this dissertation), there are caseswere small transactions
deterministically abort without any actual contention.
2 Recent AMD and Oracle processors already support user-space   	.
3 As we describe in Chapter 2, DVFS stands for “dynamic voltage and frequency scaling.”
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Consequently, there is a need for algorithmic adaptivity in synchronization. Synchronization
schemes must be able to adapt to the current conﬁguration in order to perform well under
varying platforms and workloads. Of course, implementing adaptivity is not straightforward
for various reasons. (i) Which algorithms do we need to include? (ii) Which algorithms are
suitable for a speciﬁc hardware platform? (iii) How frequently to adapt? and (iv) How to keep
the overhead of adaptivity low?
Similarly, we optimized software using thread placement based on policies. These policies are
deterministically deﬁned on top of our MCTOP topology abstraction. For example, locality can
be precisely deﬁned on any platform as the latencies among cores can be accurately measured.
However, thread and data placement is a subset of a larger, more complicated problem, namely
thread scheduling. In detail, if every software application optimizes its thread placement
locally (e.g., using  ), two or more applications on the same processor would probably
contend for the same resources, resulting in suboptimal performance. Accordingly, we argue
that OS schedulers should offer functionalities similar to  , allowing applications to
hint the scheduler about their needs. The OS scheduler can leverage the global view of the
system and low-level information to take improve scheduling.
8.2 Future Research
As multi-core processors keep growing in terms of processing and memory capabilities, more
scalable concurrent systems are necessary for leveraging the full potential of this hardware.
Additionally, emerging memory technologies promise unprecedented software scalability. We
would be very interested in taking the work of this dissertation one signiﬁcant step further.
Therefore, our future research directions revolve around “How can we build software systems
that scale both in terms of performance and energy efﬁciency?” Below, we brieﬂy describe three
potential directions for answering this question.
Scaling Synchronization Further. Our experiences with optimizing systems (Chapters 4, 6
and 7) showed that (i) we can improve scalability with generic solutions (e.g., replacing locks),
and (ii) we can signiﬁcantly improve scalability with specialized solutions (e.g., our Metis
optimizations). Accordingly, we would ﬁrst like to further push the limits of locking. We are
currently investigating how to design adaptive lock algorithms that adapt fast to the current
contention levels and have very low overhead. In the future, we would also like to investigate
adaptiveness to the speciﬁcs of the underlying hardware using   (e.g., on large NUMA
processors, under high contention, the adaptive lock should turn into a hierarchical lock).
Additionally, we would like to further investigate how to design and apply specialized solutions
(i.e., data structures, locks, and other patterns) for improving the scalability of system software.
In this process, hardware transactional memory could help, as it allows for simple solutions to
complex synchronization patterns which are not in the critical path (e.g., tree rebalancing).
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Scaling Performance and Energy Efﬁciency Using Emerging Hardware. Emerging mem-
ory technologies, such as non-volatile memories and near-memory computing, open up great
opportunities for improving the scalability of software systems. To achieve this scalability, we
must develop new techniques and models for taking advantage of their capabilities.
In detail, non-volatile memory (NVM) provides persistent memory with latencies in between
non-volatile ﬂash storage and traditional volatile DRAM memory (NVMs are expected to be
approximately 10x slower than DRAM—100x faster than ﬂash memory). These characteristics
of NVMs enable persistence without the performance costs induced by traditional techniques,
such as write-ahead logging. Nevertheless, NVMs are still slower than DRAM memory, thus we
cannot simply move data on NVM. We intend to work on models for exposing the persistence
of NVM to the programmer. Two concrete approaches are to design persistent software
transactional memory systems and concurrent data structures. These new models will still
need to use DRAM for performance, but will have access to fast persistent NVM storage.
Recent advances in memory technologies have enabled the integration of low-power logic
into conventional DRAM chips, reviving the old idea of near-memory processing (NMP) [91,
171, 175]. The logic inside the memory chips can leverage the abundant internal memory
bandwidth and the proximity to the data to performmemory-intensive operations, minimizing
the energy consumption by avoiding slow and energy-hungry off-chip communication. An
interesting direction for NMP would be to ofﬂoad complex access patterns that are ill-suited
for modern processors—e.g., traversing graphs and linked data structures—which fully expose
thememory latency. NMP raises thus the questions of (i) designing data structures that achieve
the best efﬁciency on NMP-based systems, and (ii) how to efﬁciently implement operations
on the limited capabilities of programmable NMPs.
Reducing Energy Consumption. Modern multi-core servers (from Intel and Oracle) include
accurate energy measurements and voltage-frequency (VF) control. The granularity of these
measurements and the control is still coarse grained, but hardware trends lean towards
more ﬁne-grained control. These capabilities will enable ﬁne-grained power consumption
monitoring and control. Wewould be interested in designing tools for accurate power proﬁling.
We can then leverage these tools to improve the energy efﬁciency of software via, for example,
thread scheduling. Additionally, as the latency of VF control reaches the nanosecond scale,
we will be able to ﬁne-tune energy efﬁciency by trading in performance for lower power. For
example, spinning behind a lock can be performed in the lowest consumption state, while
traversing a large linked data structure could deliver the maximum energy efﬁciency in an
intermediate VF setting.
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